



Device Overview

The 89HPES34H16G2 is a member of the IDT PRECISE™ family of PCI Express® switching solutions. The PES34H16G2 is a 34-lane, 16-port peripheral chip that performs PCI Express packet switching with a feature set optimized for high-performance applications such as servers, storage, and communications/networking. It provides connectivity and switching functions between a PCI Express upstream port and up to fifteen downstream ports and supports switching between downstream ports.

Features

◆ High Performance Non-Blocking Switch Architecture

- 34-lane 16-port PCIe switch
 - Three x8 switch ports each of which can bifurcate to two x4 ports (total of six x4 ports)
 - Ten x1 switch ports
- Integrated SerDes supports 5.0 GT/s Gen2 and 2.5 GT/s Gen1 operation
- Delivers up to 34 GBps (272 Gbps) of switching capacity
- Supports 128 Bytes to 2 KB maximum payload size
- Low latency cut-through architecture
- Supports one virtual channel and eight traffic classes

◆ Standards and Compatibility

- PCI Express Base Specification 2.0 compliant
- Implements the following optional PCI Express features
 - Advanced Error Reporting (AER) on all ports
 - End-to-End CRC (ECRC)
 - Access Control Services (ACS)
 - Power Budgeting Enhanced Capability
 - Device Serial Number Enhanced Capability
 - Sub-System ID and Sub-System Vendor ID Capability
 - Internal Error Reporting ECN
 - Multicast ECN
 - VGA and ISA enable
 - L0s and L1 ASPM
 - ARI ECN
- Compatible with IDT 89HPES34H16 PCIe Gen1 switch

◆ Port Configurability

- x8, x4, and x1 ports
 - Ability to merge adjacent x4 ports to create a x8 port
- Automatic per port link width negotiation (x8 → x4 → x2 → x1)
- Crosslink support
- Automatic lane reversal

- Autonomous and software managed link width and speed control
- Per lane SerDes configuration
 - De-emphasis
 - Receive equalization
 - Drive strength

◆ Switch Partitioning

- IDT proprietary feature that creates logically independent switches in the device
- Supports up to 16 fully independent switch partitions
- Configurable downstream port device numbering
- Supports dynamic reconfiguration of switch partitions
 - Dynamic port reconfiguration (downstream or upstream)
 - Dynamic migration of ports between partitions
 - Movable upstream port within and between switch partitions

◆ Initialization / Configuration

- Supports Root (BIOS, OS, or driver), Serial EEPROM, or SMBus switch initialization
- Common switch configurations are supported with pin strapping (no external components)
- Supports in-system Serial EEPROM initialization/programming

◆ Quality of Service (QoS)

- Port arbitration
 - Round robin
- Request metering
 - IDT proprietary feature that balances bandwidth among switch ports for maximum system throughput
- High performance switch core architecture
 - Combined Input Output Queued (CIOQ) switch architecture with large buffers

◆ Multicast

- Compliant to the PCI-SIG multicast ECN
- Supports arbitrary multicasting of Posted transactions
- Supports 64 multicast groups
- Multicast overlay mechanism support
- ECRC regeneration support

◆ Clocking

- Supports 100 MHz and 125 MHz reference clock frequencies
- Flexible clocking modes
 - Common clock
 - Non-common clock

◆ Hot-Plug and Hot Swap

- Hot-plug controller on all ports
 - Hot-plug supported on all downstream switch ports

- All ports support hot-plug using low-cost external I²C I/O expanders
 - Configurable presence detect supports card and cable applications
 - GPE output pin for hot-plug event notification
 - *Enables SCI/SMI generation for legacy operating system support*
 - Hot-swap capable I/O
 - ◆ **Power Management**
 - Supports D0, D3hot and D3 power management states
 - Active State Power Management (ASPM)
 - *Supports L0, L0s, L1, L2/L3 Ready and L3 link states*
 - *Configurable L0s and L1 entry timers allow performance/power-savings tuning*
 - Supports PCI Express Power Budgeting Capability
 - SerDes power savings
 - *Supports low swing / half-swing SerDes operation*
 - *SerDes optionally turned-off in D3hot*
 - *SerDes associated with unused ports are turned-off*
 - *SerDes associated with unused lanes are placed in a low power state*
 - ◆ **32 General Purpose I/O**
 - ◆ **Reliability, Availability and Serviceability (RAS)**
 - ECRC support
 - AER on all ports
 - SECCDED ECC protection on all internal RAMs
 - End-to-end data path parity protection
 - Checksum Serial EEPROM content protected
 - Autonomous link reliability (preserves system operation in the presence of faulty links)
 - Ability to generate an interrupt (INTx or MSI) on link up/down transitions
 - ◆ **Test and Debug**
 - On-chip link activity and status outputs available for Port 0 (upstream port)
 - Per port link activity and status outputs available using external I²C I/O expander for all other ports
 - SerDes test modes
 - Supports IEEE 1149.6 AC JTAG and IEEE 1149.1 JTAG
 - ◆ **Power Supplies**
 - Requires only two power supply voltages (1.0 V and 2.5 V)
Note that a 3.3V is preferred for V_{DD}I/O
 - No power sequencing requirements
 - ◆ **Packaged in a 35mm x 35mm 1156-ball Flip Chip BGA with 1mm ball spacing**
 - Compatible with IDT 89HPES34H16 PCIe Gen1 switch
- Note:** For pin compatibility issues, contact the IDT help desk at ssdhelp@idt.com.


Product Description

Utilizing standard PCI Express interconnect, the PES34H16G2 provides the most efficient I/O connectivity for applications requiring high throughput, low latency, and simple board layout with a minimum number of board layers. It provides 34 GBps (272 Gbps) of aggregated, full-duplex switching capacity through 34 integrated serial lanes, using proven and robust IDT technology. Each lane provides 5 GT/s of bandwidth in both directions and is fully compliant with PCI Express Base Specification, Revision 2.0.

The PES34H16G2 is based on a flexible and efficient layered architecture. The PCI Express layer consists of SerDes, Physical, Data Link and Transaction layers. The PES34H16G2 can operate either as a store and forward switch or a cut-through switch. It supports eight Traffic Classes (TCs) and one Virtual Channel (VC) with sophisticated resource management to enable efficient switching and I/O connectivity.

The PES34H16G2 is a *partitionable* PCIe switch. This means that in addition to operating as a standard PCI express switch, the PES34H16G2 ports may be partitioned into groups that logically operate as completely independent PCIe switches. Figure 2 illustrates a three partition PES34H16G2 configuration.

Block Diagram



34 PCI Express Lanes
Up to 6 x4 ports and 10 x1 Ports

Figure 1 PES34H16G2 Block Diagram




Figure 2 Example of Usage of Switch Partitioning

SMBus Interface

The PES34H16G2 contains two SMBus interfaces. The slave interface provides full access to the configuration registers in the PES34H16G2, allowing every configuration register in the device to be read or written by an external agent. The master interface allows the default configuration register values of the PES34H16G2 to be overridden following a reset with values programmed in an external serial EEPROM. The master interface is also used by an external Hot-Plug I/O expander.

Six pins make up each of the two SMBus interfaces. These pins consist of an SMBus clock pin, an SMBus data pin, and 4 SMBus address pins. In the slave interface, these address pins allow the SMBus address to which the device responds to be configured. In the master interface, these address pins allow the SMBus address of the serial configuration EEPROM from which data is loaded to be configured. The SMBus address is set up on negation of PERSTN by sampling the corresponding address pins. When the pins are sampled, the resulting address is assigned as shown in Table 1.

Bit	Slave SMBus Address	Master SMBus Address
1	SSMBADDR[1]	MSMBADDR[1]
2	SSMBADDR[2]	MSMBADDR[2]
3	SSMBADDR[3]	MSMBADDR[3]
4	0	MSMBADDR[4]
5	SSMBADDR[5]	1
6	1	0
7	1	1

Table 1 Master and Slave SMBus Address Assignment

As shown in Figure 3, the master and slave SMBuses may only be used in a split configuration.




Figure 3 Split SMBus Interface Configuration

The switch's SMBus master interface does not support SMBus arbitration. As a result, the switch's SMBus master must be the only master in the SMBus lines that connect to the serial EEPROM and I/O expander slaves. In the split configuration, the master and slave SMBuses operate as two independent buses; thus, multi-master arbitration is not required.

Hot-Plug Interface

The PES34H16G2 supports PCI Express Hot-Plug on each downstream port (ports 1 through 15). To reduce the number of pins required on the device, the PES34H16G2 utilizes an external I/O expander, such as that used on PC motherboards, connected to the SMBus master interface. Following reset and configuration, whenever the state of a Hot-Plug output needs to be modified, the PES34H16G2 generates an SMBus transaction to the I/O expander with the new value of all of the outputs. Whenever a Hot-Plug input changes, the I/O expander generates an interrupt which is received on the IOEXPINTN input pin (alternate function of GPIO) of the PES34H16G2. In response to an I/O expander interrupt, the PES34H16G2 generates an SMBus transaction to read the state of all of the Hot-Plug inputs from the I/O expander.

General Purpose Input/Output

The PES34H16G2 provides 32 General Purpose I/O (GPIO) pins that may be individually configured as general purpose inputs, general purpose outputs, or alternate functions. Some GPIO pins are shared with other on-chip functions. These alternate functions may be enabled via software, SMBus slave interface, or serial configuration EEPROM.

Pin Description

The following tables list the functions of the pins provided on the PES34H16G2. Some of the functions listed may be multiplexed onto the same pin. The active polarity of a signal is defined using a suffix. Signals ending with an "N" are defined as being active, or asserted, when at a logic zero (low) level. All other signals (including clocks, buses, and select lines) will be interpreted as being active, or asserted, when at a logic one (high) level. Differential signals end with a suffix "N" or "P." The differential signal ending in "P" is the positive portion of the differential pair and the differential signal ending in "N" is the negative portion of the differential pair.

Signal	Type	Name/Description
PE00RN[3:0] PE00RP[3:0]	I	PCI Express Port 0 Serial Data Receive. Differential PCI Express receive pairs for port 0.
PE00TN[3:0] PE00TP[3:0]	O	PCI Express Port 0 Serial Data Transmit. Differential PCI Express transmit pairs for port 0.
PE01RN[3:0] PE01RP[3:0]	I	PCI Express Port 1 Serial Data Receive. Differential PCI Express receive pairs for port 1. When port 0 is merged with port 1, these signals become port 0 receive pairs for lanes 4 through 7.
PE01TN[3:0] PE01TP[3:0]	O	PCI Express Port 1 Serial Data Transmit. Differential PCI Express transmit pairs for port 1. When port 0 is merged with port 1, these signals become port 0 transmit pairs for lanes 4 through 7.
PE02RN[3:0] PE02RP[3:0]	I	PCI Express Port 2 Serial Data Receive. Differential PCI Express receive pairs for port 2.
PE02TN[3:0] PE02TP[3:0]	O	PCI Express Port 2 Serial Data Transmit. Differential PCI Express transmit pairs for port 2.
PE03RN[3:0] PE03RP[3:0]	I	PCI Express Port 3 Serial Data Receive. Differential PCI Express receive pairs for port 3. When port 2 is merged with port 3, these signals become port 2 receive pairs for lanes 4 through 7.
PE03TN[3:0] PE03TP[3:0]	O	PCI Express Port 3 Serial Data Transmit. Differential PCI Express transmit pairs for port 2. When port 2 is merged with port 3, these signals become port 2 transmit pairs for lanes 4 through 7.
PE04RN[3:0] PE04RP[3:0]	I	PCI Express Port 4 Serial Data Receive. Differential PCI Express receive pairs for port 4.
PE04TN[3:0] PE04TP[3:0]	O	PCI Express Port 4 Serial Data Transmit. Differential PCI Express transmit pairs for port 4.
PE05RN[3:0] PE05RP[3:0]	I	PCI Express Port 5 Serial Data Receive. Differential PCI Express receive pairs for port 5. When port 4 is merged with port 5, these signals become port 4 receive pairs for lanes 4 through 7.

Table 2 PCI Express Interface Pins (Part 1 of 2)

Signal	Type	Name/Description
PE05TN[3:0] PE05TP[3:0]	0	PCI Express Port 5 Serial Data Transmit. Differential PCI Express transmit pairs for port 5. When port 4 is merged with port 5, these signals become port 4 transmit pairs for lanes 4 through 7.
PE06RN[0] PE06RP[0]	1	PCI Express Port 6 Serial Data Receive. Differential PCI Express receive pair for port 6.
PE06TN[0] PE06TP[0]	0	PCI Express Port 6 Serial Data Transmit. Differential PCI Express transmit pair for port 6.
PE07RN[0] PE07RP[0]	1	PCI Express Port 7 Serial Data Receive. Differential PCI Express receive pair for port 7.
PE07TN[0] PE07TP[0]	0	PCI Express Port 7 Serial Data Transmit. Differential PCI Express transmit pair for port 7.
PE08RN[0] PE08RP[0]	1	PCI Express Port 8 Serial Data Receive. Differential PCI Express receive pair for port 8.
PE08TN[0] PE08TP[0]	0	PCI Express Port 8 Serial Data Transmit. Differential PCI Express transmit pair for port 8.
PE09RN[0] PE09RP[0]	1	PCI Express Port 9 Serial Data Receive. Differential PCI Express receive pair for port 9.
PE09TN[0] PE09TP[0]	0	PCI Express Port 9 Serial Data Transmit. Differential PCI Express transmit pair for port 9.
PE10RN[0] PE10RP[0]	1	PCI Express Port 10 Serial Data Receive. Differential PCI Express receive pair for port 10.
PE10TN[0] PE10TP[0]	0	PCI Express Port 10 Serial Data Transmit. Differential PCI Express transmit pair for port 10.
PE11RN[0] PE11RP[0]	1	PCI Express Port 11 Serial Data Receive. Differential PCI Express receive pair for port 11.
PE11TN[0] PE11TP[0]	0	PCI Express Port 11 Serial Data Transmit. Differential PCI Express transmit pair for port 11.
PE12RN[0] PE12RP[0]	1	PCI Express Port 12 Serial Data Receive. Differential PCI Express receive pair for port 12.
PE12TN[0] PE12TP[0]	0	PCI Express Port 12 Serial Data Transmit. Differential PCI Express transmit pair for port 12.
PE13RN[0] PE13RP[0]	1	PCI Express Port 13 Serial Data Receive. Differential PCI Express receive pair for port 13.
PE13TN[0] PE13TP[0]	0	PCI Express Port 13 Serial Data Transmit. Differential PCI Express transmit pair for port 13. W
PE14RN[0] PE14RP[0]	1	PCI Express Port 14 Serial Data Receive. Differential PCI Express receive pair for port 14.
PE14TN[0] PE14TP[0]	0	PCI Express Port 14 Serial Data Transmit. Differential PCI Express transmit pair for port 14.
PE15RN[0] PE15RP[0]	1	PCI Express Port 15 Serial Data Receive. Differential PCI Express receive pair for port 15.
PE15TN[0] PE15TP[0]	0	PCI Express Port 15 Serial Data Transmit. Differential PCI Express transmit pair for port 15.

Table 2 PCI Express Interface Pins (Part 2 of 2)

Signal	Type	Name/Description
GCLKN[1:0] GCLKP[1:0]	I	Global Reference Clock. Differential reference clock input pair. This clock is used as the reference clock by on-chip PLLs to generate the clocks required for the system logic. The frequency of the differential reference clock is determined by the GCLKFSEL signal.

Table 3 Reference Clock Pins

Signal	Type	Name/Description
MSMBADDR[4:1]	I	Master SMBus Address. These pins determine the SMBus address of the serial EEPROM from which configuration information is loaded.
MSMBCLK	I/O	Master SMBus Clock. This bidirectional signal is used to synchronize transfers on the master SMBus. It is active and generating the clock only when the EEPROM or I/O Expanders are being accessed.
MSMBDAT	I/O	Master SMBus Data. This bidirectional signal is used for data on the master SMBus.
SSMBADDR[5,3:1]	I	Slave SMBus Address. These pins determine the SMBus address to which the slave SMBus interface responds.
SSMBCLK	I/O	Slave SMBus Clock. This bidirectional signal is used to synchronize transfers on the slave SMBus.
SSMBDAT	I/O	Slave SMBus Data. This bidirectional signal is used for data on the slave SMBus.

Table 4 SMBus Interface Pins

Signal	Type	Name/Description
GPIO[0]	I/O	General Purpose I/O. This pin can be configured as a general purpose I/O pin. Alternate function pin name: PART0PERSTN Alternate function pin type: Input/Output Alternate function: Assertion of this signal initiated a partition fundamental reset in the corresponding partition.
GPIO[1]	I/O	General Purpose I/O. This pin can be configured as a general purpose I/O pin. Alternate function pin name: PART1PERSTN Alternate function pin type: Input/Output Alternate function: Assertion of this signal initiated a partition fundamental reset in the corresponding partition.
GPIO[2]	I/O	General Purpose I/O. This pin can be configured as a general purpose I/O pin. Alternate function pin name: PART2PERSTN Alternate function pin type: Input/Output Alternate function: Assertion of this signal initiated a partition fundamental reset in the corresponding partition.
GPIO[3]	I/O	General Purpose I/O. This pin can be configured as a general purpose I/O pin. Alternate function pin name: PART3PERSTN Alternate function pin type: Input/Output Alternate function: Assertion of this signal initiated a partition fundamental reset in the corresponding partition.

Table 5 General Purpose I/O Pins (Part 1 of 5)

Signal	Type	Name/Description
GPIO[4]	I	General Purpose I/O. This pin can be configured as a general purpose I/O pin. 1st Alternate function — Reserved 2nd Alternate function pin name: P0LINKUPN 2nd Alternate function pin type: Output 2nd Alternate function: Port 0 Link Up Status output.
GPIO[5]	O	General Purpose I/O. This pin can be configured as a general purpose I/O pin. 1st Alternate function pin name: GPEN 1st Alternate function pin type: Output 1st Alternate function: Hot-plug general purpose even output. 2nd Alternate function pin name: P0ACTIVEN 2nd Alternate function pin type: Output 2nd Alternate function: Port 0 Link Active Status Output.
GPIO[6]	I	General Purpose I/O. This pin can be configured as a general purpose I/O pin.
GPIO[7]	I/O	General Purpose I/O. This pin can be configured as a general purpose I/O pin.
GPIO[8]	I	General Purpose I/O. This pin can be configured as a general purpose I/O pin. Alternate function pin name: IOEXPINTN Alternate function pin type: Input Alternate function: IO expander interrupt.
GPIO[9]	I	General Purpose I/O. This pin can be configured as a general purpose I/O pin. Alternate function pin name: HP0APN Alternate function pin type: Input Alternate function: Hot Plug Signal Group 0 Attention Push Button Input.
GPIO[10]	I	General Purpose I/O. This pin can be configured as a general purpose I/O pin. Alternate function pin name: HP0PDN Alternate function pin type: Input Alternate function: Hot Plug Signal Group 0 Presence Detect Input.
GPIO[11]	I	General Purpose I/O. This pin can be configured as a general purpose I/O pin. Alternate function pin name: HP0PFN Alternate function pin type: Input Alternate function: Hot Plug Signal Group 0 Power Fault Input.
GPIO[12]	I	General Purpose I/O. This pin can be configured as a general purpose I/O pin. Alternate function pin name: HP0PWRGDN Alternate function pin type: Input Alternate function: Hot Plug Signal Group 0 Power Good Input.
GPIO[13]	I	General Purpose I/O. This pin can be configured as a general purpose I/O pin. Alternate function pin name: HP0MRLN Alternate function pin type: Input Alternate function: Hot Plug Signal Group 0 Manually Operated Retention latch Input.
GPIO[14]	O	General Purpose I/O. This pin can be configured as a general purpose I/O pin. Alternate function pin name: HP0AIN Alternate function pin type: Output Alternate function: Hot Plug Signal Group 0 Attention Indicator Output.

Table 5 General Purpose I/O Pins (Part 2 of 5)

Signal	Type	Name/Description
GPIO[15]	0	General Purpose I/O. This pin can be configured as a general purpose I/O pin. Alternate function pin name: HP0PIN Alternate function pin type: Output Alternate function: Hot Plug Signal Group 0 Power Indicator Output.
GPIO[16]	0	General Purpose I/O. This pin can be configured as a general purpose I/O pin. Alternate function pin name: HP0PEP Alternate function pin type: Output Alternate function: Hot Plug Signal Group 0 Power Enable Output.
GPIO[17]	0	General Purpose I/O. This pin can be configured as a general purpose I/O pin. Alternate function pin name: HP0RSTN Alternate function pin type: Output Alternate function: Hot Plug Signal Group 0 Reset Output.
GPIO[18]	1	General Purpose I/O. This pin can be configured as a general purpose I/O pin. Alternate function pin name: HP1APN Alternate function pin type: Input Alternate function: Hot Plug Signal Group 1 Attention Push Button Input.
GPIO[19]	1	General Purpose I/O. This pin can be configured as a general purpose I/O pin. Alternate function pin name: HP1PDN Alternate function pin type: Input Alternate function: Hot Plug Signal Group 1 Presence Detect Input.
GPIO[20]	1	General Purpose I/O. This pin can be configured as a general purpose I/O pin. Alternate function pin name: HP1PFN Alternate function pin type: Input Alternate function: Hot Plug Signal Group 1 Power Fault Input.
GPIO[21]	1	General Purpose I/O. This pin can be configured as a general purpose I/O pin. Alternate function pin name: HP1PWRGDN Alternate function pin type: Input Alternate function: Hot Plug Signal Group 1 Power Good Input.
GPIO[22]	I/O	General Purpose I/O. This pin can be configured as a general purpose I/O pin. 1st Alternate function pin name: HP1MRLN 1st Alternate function pin type: Input 1st Alternate function: Hot Plug Signal Group 1 Manually Operated Retention. 2nd Alternate function pin name: P1LINKUPN 2nd Alternate function pin type: Output 2nd Alternate function: Port 1 Link Up Status Output.
GPIO[23]	0	General Purpose I/O. This pin can be configured as a general purpose I/O pin. 1st Alternate function pin name: HP1AIN 1st Alternate function pin type: Output 1st Alternate function: Hot Plug Signal Group 1 Attention Indicator Output. 2nd Alternate function pin name: P1ACTIVEN 2nd Alternate function pin type: Output 2nd Alternate function: Port 1 Link Active Status Output.

Table 5 General Purpose I/O Pins (Part 3 of 5)

Signal	Type	Name/Description
GPIO[24]	O	General Purpose I/O. This pin can be configured as a general purpose I/O pin. 1st Alternate function pin name: HP1PIN 1st Alternate function pin type: Output 1st Alternate function: Hot Plug Signal Group 1 Power Indicator Output. 2nd Alternate function pin name: P2LINKUPN 2nd Alternate function pin type: Output 2nd Alternate function: Port 2 Link Up Status Output.
GPIO[25]	O	General Purpose I/O. This pin can be configured as a general purpose I/O pin. 1st Alternate function pin name: HP1PEP 1st Alternate function pin type: Output 1st Alternate function: Hot Plug Signal Group 1 Power Enable Output. 2nd Alternate function pin name: P2ACTIVEN 2nd Alternate function pin type: Output 2nd Alternate function: Port 2 Link Active Status Output.
GPIO[26]	O	General Purpose I/O. This pin can be configured as a general purpose I/O pin. 1st Alternate function pin name: HP1RSTN 1st Alternate function pin type: Output 1st Alternate function: Hot Plug Signal Group 1 Reset Output. 2nd Alternate function pin name: P3LINKUPN 2nd Alternate function pin type: Output 2nd Alternate function: Port 3 Link Up Status Output.
GPIO[27]	I/O	General Purpose I/O. This pin can be configured as a general purpose I/O pin. 1st Alternate function pin name: HP2APN 1st Alternate function pin type: Input 1st Alternate function: Hot Plug Signal Group 2 Attention Push Button Input. 2nd Alternate function pin name: P3ACTIVEN 2nd Alternate function pin type: Output 2nd Alternate function: Port 3 Link Active Status Output.
GPIO[28]	I/O	General Purpose I/O. This pin can be configured as a general purpose I/O pin. 1st Alternate function pin name: HP2PDN 1st Alternate function pin type: Input 1st Alternate function: Hot Plug Signal Group 0 Presence Detect Input. 2nd Alternate function pin name: P4LINKUPN 2nd Alternate function pin type: Output 2nd Alternate function: Port 4 Link Up Status Output.

Table 5 General Purpose I/O Pins (Part 4 of 5)

Signal	Type	Name/Description
GPIO[29]	I/O	General Purpose I/O. This pin can be configured as a general purpose I/O pin. 1st Alternate function pin name: HP2PFN 1st Alternate function pin type: Input 1st Alternate function: Hot Plug Signal Group 2 Power Fault Input. 2nd Alternate function pin name: P4ACTIVEN 2nd Alternate function pin type: Output 2nd Alternate function: Port 4 Link Active Status Output.
GPIO[30]	I/O	General Purpose I/O. This pin can be configured as a general purpose I/O pin. 1st Alternate function pin name: HP2PWRGDN 1st Alternate function pin type: Input 1st Alternate function: Hot Plug Signal Group 2 Power Good Input. 2nd Alternate function pin name: P5LINKUPN 2nd Alternate function pin type: Output 2nd Alternate function: Port 5 Link Up Status Output.
GPIO[31]	I/O	General Purpose I/O. This pin can be configured as a general purpose I/O pin. 1st Alternate function pin name: HP2MRLN 1st Alternate function pin type: Input 1st Alternate function: Hot Plug Signal Group 2 Manually Operated Retention Latch Input. 2nd Alternate function pin name: P5ACTIVEN 2nd Alternate function pin type: Output 2nd Alternate function: Port 5 Link Active Status Output.

Table 5 General Purpose I/O Pins (Part 5 of 5)

Signal	Type	Name/Description
CLKMODE[1:0]		Clock Mode. These signals determine the port clocking mode used by ports of the device.
GCLKFSEL	I	Global Clock Frequency Select. These signals select the frequency of the GCLKP and GCLKN signals. 0x0 100 MHz 0x1 125 MHz
MSMBSMODE	I	Master SMBus Slow Mode. The assertion of this pin indicates that the master SMBus should operate at 100 KHz instead of 400 KHz. This value may not be overridden.
P01MERGEN	I	Port 0 and 1 Merge. P01MERGEN is an active low signal. It is pulled low internally. When this pin is low, port 0 is merged with port 1 to form a single x8 port. The Serdes lanes associated with port 1 become lanes 4 through 7 of port 0. When this pin is high, port 0 and port 1 are not merged, and each operates as a single x4 port.
P23MERGEN	I	Port 2 and 3 Merge. P23MERGEN is an active low signal. It is pulled low internally. When this pin is low, port 2 is merged with port 3 to form a single x8 port. The Serdes lanes associated with port 3 become lanes 4 through 7 of port 2. When this pin is high, port 2 and port 3 are not merged, and each operates as a single x4 port.
P45MERGEN	I	Port 4 and 5 Merge. P45MERGEN is an active low signal. It is pulled low internally. When this pin is low, port 4 is merged with port 5 to form a single x8 port. The Serdes lanes associated with port 5 become lanes 4 through 7 of port 4. When this pin is high, port 4 and port 5 are not merged, and each operates as a single x4 port.

Table 6 System Pins (Part 1 of 2)

Signal	Type	Name/Description
PERSTN	I	Fundamental Reset. Assertion of this signal resets all logic inside the PES34H16G2 and initiates a PCI Express fundamental reset.
RSTHALT	I	Reset Halt. When this signal is asserted during a PCI Express fundamental reset, the PES34H16G2 executes the reset procedure and remains in a reset state with the Master and Slave SMBuses active. This allows software to read and write registers internal to the device before normal device operation begins. The device exits the reset state when the RSTHALT bit is cleared in the PA_SWCTL register by an SMBus master.
SWMODE[3:0]	I	Switch Mode. These configuration pins determine the PES34H16G2 switch operating mode. Note: These pins should be static and not change following the negation of PERSTN. 0x0 - Single partition 0x1 - Single partition with Serial EEPROM initialization 0x2 through 0x7 - Reserved 0x8 - Single partition with port 0 selected as the upstream port (port 2 disabled) 0x9 - Single partition with port 2 selected as the upstream port (port 0 disabled) 0xA - Single partition with Serial EEPROM initialization and port 0 selected as the upstream port (port 2 disabled) 0xB - Single partition with Serial EEPROM initialization and port 2 selected as the upstream port (port 0 disabled) 0xC - Multi-partition 0xD - Multi-partition with Serial EEPROM initialization 0xE - Reserved 0xF - Reserved

Table 6 System Pins (Part 2 of 2)

Signal	Type	Name/Description
JTAG_TCK	I	JTAG Clock. This is an input test clock used to clock the shifting of data into or out of the boundary scan logic or JTAG Controller. JTAG_TCK is independent of the system clock with a nominal 50% duty cycle.
JTAG_TDI	I	JTAG Data Input. This is the serial data input to the boundary scan logic or JTAG Controller.
JTAG_TDO	O	JTAG Data Output. This is the serial data shifted out from the boundary scan logic or JTAG Controller. When no data is being shifted out, this signal is tri-stated.
JTAG_TMS	I	JTAG Mode. The value on this signal controls the test mode select of the boundary scan logic or JTAG Controller.
JTAG_TRST_N	I	JTAG Reset. This active low signal asynchronously resets the boundary scan logic and JTAG TAP Controller. An external pull-up on the board is recommended to meet the JTAG specification in cases where the tester can access this signal. However, for systems running in functional mode, one of the following should occur: 1) actively drive this signal low with control logic 2) statically drive this signal low with an external pull-down on the board

Table 7 Test Pins

Signal	Type	Name/Description
REFRES00	I/O	Port 0 External Reference Resistor. Provides a reference for the Port 0 SerDes bias currents and PLL calibration circuitry. A 3 kOhm +/- 1% resistor should be connected from this pin to ground.
REFRES01	I/O	Port 1 External Reference Resistor. Provides a reference for the Port 1 SerDes bias currents and PLL calibration circuitry. A 3 kOhm +/- 1% resistor should be connected from this pin to ground.
REFRES02	I/O	Port 2 External Reference Resistor. Provides a reference for the Port 2 SerDes bias currents and PLL calibration circuitry. A 3 kOhm +/- 1% resistor should be connected from this pin to ground.
REFRES30	I/O	Port 3 External Reference Resistor. Provides a reference for the Port 3 SerDes bias currents and PLL calibration circuitry. A 3 kOhm +/- 1% resistor should be connected from this pin to ground.
REFRES04	I/O	Port 4 External Reference Resistor. Provides a reference for the Port 4 SerDes bias currents and PLL calibration circuitry. A 3 kOhm +/- 1% resistor should be connected from this pin to ground.
REFRES05	I/O	Port 5 External Reference Resistor. Provides a reference for the Port 5 SerDes bias currents and PLL calibration circuitry. A 3 kOhm +/- 1% resistor should be connected from this pin to ground.
REFRES06	I/O	Port 6 External Reference Resistor. Provides a reference for the Port 6 SerDes bias currents and PLL calibration circuitry. A 3 kOhm +/- 1% resistor should be connected from this pin to ground.
REFRES07	I/O	Port 7 External Reference Resistor. Provides a reference for the Port 7 SerDes bias currents and PLL calibration circuitry. A 3 kOhm +/- 1% resistor should be connected from this pin to ground.
REFRES08	I/O	Port 8 External Reference Resistor. Provides a reference for the Port 8 SerDes bias currents and PLL calibration circuitry. A 3 kOhm +/- 1% resistor should be connected from this pin to ground.
REFRES09	I/O	Port 9 External Reference Resistor. Provides a reference for the Port 9 SerDes bias currents and PLL calibration circuitry. A 3 kOhm +/- 1% resistor should be connected from this pin to ground.
REFRES10	I/O	Port 10 External Reference Resistor. Provides a reference for the Port 10 SerDes bias currents and PLL calibration circuitry. A 3 kOhm +/- 1% resistor should be connected from this pin to ground.
REFRES11	I/O	Port 11 External Reference Resistor. Provides a reference for the Port 11 SerDes bias currents and PLL calibration circuitry. A 3 kOhm +/- 1% resistor should be connected from this pin to ground.
REFRES12	I/O	Port 12 External Reference Resistor. Provides a reference for the Port 12 SerDes bias currents and PLL calibration circuitry. A 3 kOhm +/- 1% resistor should be connected from this pin to ground.
REFRES13	I/O	Port 13 External Reference Resistor. Provides a reference for the Port 13 SerDes bias currents and PLL calibration circuitry. A 3 kOhm +/- 1% resistor should be connected from this pin to ground.
REFRES14	I/O	Port 14 External Reference Resistor. Provides a reference for the Port 14 SerDes bias currents and PLL calibration circuitry. A 3 kOhm +/- 1% resistor should be connected from this pin to ground.

Table 8 Power, Ground, and SerDes Resistor Pins (Part 1 of 2)

Signal	Type	Name/Description
REFRES15	I/O	Port 15 External Reference Resistor. Provides a reference for the Port 15 SerDes bias currents and PLL calibration circuitry. A 3 kOhm +/- 1% resistor should be connected from this pin to ground.
REFRESPLL	I/O	PLL External Reference Resistor. Provides a reference for the PLL bias currents and PLL calibration circuitry. A 3K Ohm +/- 1% resistor should be connected from this pin to ground.
V _{DD} CORE	I	Core V_{DD}. Power supply for core logic (1.0V).
V _{DD} I/O	I	I/O V_{DD}. LVTTTL I/O buffer power supply (2.5V or preferred 3.3V).
V _{DD} PEA	I	PCI Express Analog Power. Serdes analog power supply (1.0V).
V _{DD} PEHA	I	PCI Express Analog High Power. Serdes analog power supply (2.5V).
V _{DD} PETA	I	PCI Express Transmitter Analog Voltage. Serdes transmitter analog power supply (1.0V).
V _{SS}	I	Ground.

Table 8 Power, Ground, and SerDes Resistor Pins (Part 2 of 2)

Pin Characteristics

Note: Some input pads of the switch do not contain internal pull-ups or pull-downs. Unused SMBus and System inputs should be tied off to appropriate levels. This is especially critical for unused control signal inputs which, if left floating, could adversely affect operation. Also, floating pins can cause a slight increase in power consumption. Unused Serdes (Rx and Tx) pins should be left floating. Finally, No Connection pins should not be connected.

Function	Pin Name	Type	Buffer	I/O Type	Internal Resistor ¹	Notes
PCI Express Interface	PE00RN[3:0]	I	PCIe differential ²	Serial Link		
	PE00RP[3:0]	I				
	PE00TN[3:0]	O				
	PE00TP[3:0]	O				
	PE01RN[3:0]	I				
	PE01RP[3:0]	I				
	PE01TN[3:0]	O				
	PE01TP[3:0]	O				
	PE02RN[3:0]	I				
	PE02RP[3:0]	I				
	PE02TN[3:0]	O				
	PE02TP[3:0]	O				
	PE03RN[3:0]	I				
	PE03RP[3:0]	I				
	PE03TN[3:0]	O				
	PE03TP[3:0]	O				
	PE04RN[3:0]	I				
	PE04RP[3:0]	I				
	PE04TN[3:0]	O				
	PE04TP[3:0]	O				
	PE05RN[3:0]	I				
	PE05RP[3:0]	I				
	PE05TN[3:0]	O				
	PE05TP[3:0]	O				
	PE06RN[0]	I				
	PE06RP[0]	I				
	PE06TN[0]	O				
	PE06TP[0]	O				
	PE07RN[0]	I				
	PE07RP[0]	I				
	PE07TN[0]	O				
	PE07TP[0]	O				
PE08RN[0]	I					

Table 9 Pin Characteristics (Part 1 of 4)

Function	Pin Name	Type	Buffer	I/O Type	Internal Resistor ¹	Notes
PCI Express Interface (cont.)	PE08RP[0]	I	PCIe differential	Serial Link		
	PE08TN[0]	O				
	PE08TP[0]	O				
	PE09RN[0]	I				
	PE09RP[0]	I				
	PE09TN[0]	O				
	PE09TP[0]	O				
	PE10RN[0]	I				
	PE10RP[0]	I				
	PE10TN[0]	O				
	PE10TP[0]	O				
	PE11RN[0]	I				
	PE11RP[0]	I				
	PE11TN[0]	O				
	PE11TP[0]	O				
	PE12RN[0]	I				
	PE12RP[0]	I				
	PE12TN[0]	O				
	PE12TP[0]	O				
	PE13RN[0]	I				
	PE13RP[0]	I				
	PE13TN[0]	O				
	PE13TP[0]	O				
	PE14RN[0]	I				
	PE14RP[0]	I				
	PE14TN[0]	O				
	PE14TP[0]	O				
	PE15RN[0]	I				
	PE15RP[0]	I				
	PE15TN[0]	O				
PE15TP[0]	O					
	GCLKN[1:0]	I	HCSL	Diff. Clock Input		Refer to Table 10
	GCLKP[1:0]	I				

Table 9 Pin Characteristics (Part 2 of 4)

Function	Pin Name	Type	Buffer	I/O Type	Internal Resistor ¹	Notes
SMBus	MSMBADDR[4:1]	I	LVTTTL		pull-down	
	MSMBCLK	I/O		STI ³		
	MSMBDAT	I/O		STI		
	SSMBADDR[5,3:1]	I			pull-up	
	SSMBCLK	I/O		STI		
	SSMBDAT	I/O		STI		
General Purpose I/O	GPIO[31:0]	I/O	LVTTTL		pull-up	
System Pins	CLKMODE[1:0]	I	LVTTTL	Input	pull-up	
	GCLKFSEL	I			pull-down	
	MSMBSMODE	I			pull-down	
	P01MERGEN	I			pull-down	
	P23MERGEN	I			pull-down	
	P45MERGEN	I			pull-down	
	PERSTN	I		STI		
	RSTHALT	I		Input	pull-down	
	SWMODE[3:0]	I		pull-down		
EJTAG / JTAG	JTAG_TCK	I	LVTTTL	STI	pull-up	
	JTAG_TDI	I		STI	pull-up	
	JTAG_TDO	O				
	JTAG_TMS	I		STI	pull-up	
	JTAG_TRST_N	I		STI	pull-up	External pull-down
SerDes Reference Resistors	REFRES00	I/O	Analog			
	REFRES01	I/O				
	REFRES02	I/O				
	REFRES03	I/O				
	REFRES04	I/O				
	REFRES05	I/O				
	REFRES06	I/O				
	REFRES07	I/O				
	REFRES08	I/O				
	REFRES09	I/O				
	REFRES10	I/O				
	REFRES11	I/O				
	REFRES12	I/O				
	REFRES13	I/O				

Table 9 Pin Characteristics (Part 3 of 4)

Function	Pin Name	Type	Buffer	I/O Type	Internal Resistor ¹	Notes
SerDes Reference Resistors (Cont.)	REFRES14	I/O	Analog			
	REFRES15	I/O				
	REFRESPLL	I/O				

Table 9 Pin Characteristics (Part 4 of 4)

- ¹. Internal resistor values under typical operating conditions are 92K Ω for pull-up and 91K Ω for pull-down.
- ². All receiver pins set the DC common mode voltage to ground. All transmitters must be AC coupled to the media.
- ³. Schmitt Trigger Input (STI).

Logic Diagram — PES34H16G2




Figure 4 PES34H16G2 Logic Diagram

System Clock Parameters

Values based on systems running at recommended supply voltages and operating temperatures, as shown in Tables 14 and 15.

Parameter	Description	Condition	Min	Typical	Max	Unit
Refclk _{FREQ}	Input reference clock frequency range		100		125 ¹	MHz
T _{C-RISE}	Rising edge rate	Differential	0.6		4	V/ns
T _{C-FALL}	Falling edge rate	Differential	0.6		4	V/ns
V _{IH}	Differential input high voltage	Differential	+150			mV
V _{IL}	Differential input low voltage	Differential			-150	mV
V _{CROSS}	Absolute single-ended crossing point voltage	Single-ended	+250		+550	mV
V _{CROSS-DELTA}	Variation of V _{CROSS} over all rising clock edges	Single-ended			+140	mV
V _{RB}	Ring back voltage margin	Differential	-100		+100	mV
T _{STABLE}	Time before V _{RB} is allowed	Differential	500			ps
T _{PERIOD-AVG}	Average clock period accuracy		-300		2800	ppm
T _{PERIOD-ABS}	Absolute period, including spread-spectrum and jitter		9.847		10.203	ns
T _{CC-JITTER}	Cycle to cycle jitter				150	ps
V _{MAX}	Absolute maximum input voltage				+1.15	V
V _{MIN}	Absolute minimum input voltage		-0.3			V
Duty Cycle	Duty cycle		40		60	%
Rise/Fall Matching	Single ended rising Refclk edge rate versus falling Refclk edge rate			20		%
Z _{C-DC}	Clock source output DC impedance		40		60	Ω

Table 10 Input Clock Requirements

¹ The input clock frequency will be either 100 or 125 MHz depending on signal GCLKFSEL.

AC Timing Characteristics

Parameter	Description	Gen 1			Gen 2			Units
		Min ¹	Typ ¹	Max ¹	Min ¹	Typ ¹	Max ¹	
PCIe Transmit								
UI	Unit Interval	399.88	400	400.12	199.94	200	200.06	ps
T _{TX-EYE}	Minimum Tx Eye Width	0.75			0.75			UI
T _{TX-EYE-MEDIAN-to-MAX-JITTER}	Maximum time between the jitter median and maximum deviation from the median			0.125				UI
T _{TX-RISE} , T _{TX-FALL}	TX Rise/Fall Time: 20% - 80%	0.125			0.15			UI
T _{TX-IDLE-MIN}	Minimum time in idle	20			20			UI

Table 11 PCIe AC Timing Characteristics (Part 1 of 2)

Parameter	Description	Gen 1			Gen 2			Units
		Min ¹	Typ ¹	Max ¹	Min ¹	Typ ¹	Max ¹	
T _{TX-IDLE-SET-TO-IDLE}	Maximum time to transition to a valid Idle after sending an Idle ordered set			8			8	ns
T _{TX-IDLE-TO-DIFF-DATA}	Maximum time to transition from valid idle to diff data			8			8	ns
T _{TX-SKEW}	Transmitter data skew between any 2 lanes			1.3			1.3	ns
T _{MIN-PULSED}	Minimum Instantaneous Lone Pulse Width	NA			0.9			UI
T _{TX-HF-DJ-DD}	Transmitter Deterministic Jitter > 1.5MHz Bandwidth	NA					0.15	UI
T _{RF-MISMATCH}	Rise/Fall Time Differential Mismatch	NA					0.1	UI
PCIe Receive								
UI	Unit Interval	399.88	400	400.12	199.94		200.06	ps
T _{RX-EYE (with jitter)}	Minimum Receiver Eye Width (jitter tolerance)	0.4			0.4			UI
T _{RX-EYE-MEDIUM TO MAX JITTER}	Max time between jitter median & max deviation			0.3				UI
T _{RX-SKEW}	Lane to lane input skew			20			8	ns
T _{RX-HF-RMS}	1.5 — 100 MHz RMS jitter (common clock)	NA					3.4	ps
T _{RX-HF-DJ-DD}	Maximum tolerable DJ by the receiver (common clock)	NA					88	ps
T _{RX-LF-RMS}	10 KHz to 1.5 MHz RMS jitter (common clock)	NA					4.2	ps
T _{RX-MIN-PULSE}	Minimum receiver instantaneous eye width	NA			0.6			UI

Table 11 PCIe AC Timing Characteristics (Part 2 of 2)

¹ Minimum, Typical, and Maximum values meet the requirements under PCI Specification 2.0

Signal	Symbol	Reference Edge	Min	Max	Unit	Timing Diagram Reference
GPIO						
GPIO[31:0] ¹	Tpw_13b ²	None	50	—	ns	See Figure 5.

Table 12 GPIO AC Timing Characteristics

¹ GPIO signals must meet the setup and hold times if they are synchronous or the minimum pulse width if they are asynchronous.

² The values for this symbol were determined by calculation, not by testing.




Figure 5 GPIO AC Timing Waveform

Signal	Symbol	Reference Edge	Min	Max	Unit	Timing Diagram Reference
JTAG						
JTAG_TCK	Tper_16a	none	50.0	—	ns	See Figure 6.
	Thigh_16a, Tlow_16a		10.0	25.0	ns	
JTAG_TMS ¹ , JTAG_TDI	Tsu_16b	JTAG_TCK rising	2.4	—	ns	
	Thld_16b		1.0	—	ns	
JTAG_TDO	Tdo_16c	JTAG_TCK falling	—	20	ns	
	Tdz_16c ²		—	20	ns	
JTAG_TRST_N	Tpw_16d ²	none	25.0	—	ns	

Table 13 JTAG AC Timing Characteristics

¹: The JTAG specification, IEEE 1149.1, recommends that JTAG_TMS should be held at 1 while the signal applied at JTAG_TRST_N changes from 0 to 1. Otherwise, a race may occur if JTAG_TRST_N is deasserted (going from low to high) on a rising edge of JTAG_TCK when JTAG_TMS is low, because the TAP controller might go to either the Run-Test/Idle state or stay in the Test-Logic-Reset state.

²: The values for this symbol were determined by calculation, not by testing.




Figure 6 JTAG AC Timing Waveform

Recommended Operating Supply Voltages

Symbol	Parameter	Minimum	Typical	Maximum	Unit
V_{DDCORE}	Internal logic supply	0.9	1.0	1.1	V
$V_{DDI/O}$	I/O supply except for SerDes	2.25	2.5	2.75	V
		3.125	3.3	3.465	V
V_{DDPEA}^1	PCI Express Analog Power	0.95	1.0	1.1	V
V_{DDPEHA}^2	PCI Express Analog High Power	2.25	2.5	2.75	V
V_{DDPETA}^1	PCI Express Transmitter Analog Voltage	0.95	1.0	1.1	V
V_{SS}	Common ground	0	0	0	V

Table 14 PES34H16G2 Operating Voltages

¹ V_{DDPEA} and V_{DDPETA} should have no more than 25mV_{peak-peak} AC power supply noise superimposed on the 1.0V nominal DC value.

² V_{DDPEHA} should have no more than 50mV_{peak-peak} AC power supply noise superimposed on the 2.5V nominal DC value.

Power-Up/Power-Down Sequence

During power supply ramp-up, V_{DDCORE} must remain at least 1.0V below $V_{DDI/O}$ at all times. There are no other power-up sequence requirements for the various operating supply voltages.

The power-down sequence can occur in any order.

Recommended Operating Temperature

Grade	Temperature
Commercial	0°C to +70°C Ambient
Industrial	-40°C to +85°C Ambient

Table 15 PES34H16G2 Operating Temperatures

Power Consumption

Typical power is measured under the following conditions: 25°C Ambient, 35% total link usage on all ports, typical voltages defined in Table 14 (and also listed below).

Maximum power is measured under the following conditions: 70°C Ambient, 85% total link usage on all ports, maximum voltages defined in Table 14 (and also listed below).

Number of active Lanes per Port		Core Supply		PCIe Digital Supply		PCIe Analog Supply		PCIe Transmitter Supply		I/O Supply		Total	
		Typ 1.0V	Max 1.1V	Typ 1.0V	Max 1.1V	Typ 2.5V	Max 2.75V	Typ 1.0V	Max 1.1V	Typ 2.5V	Max 2.75V	Typ Power	Max Power
Three x8 and ten x1 (Full Swing)	mA	3630	6264	1741	2049	805	818	1060	1117	32	40		
	Watts	3.63	6.89	1.74	2.25	2.01	2.25	1.06	1.23	0.08	0.11	8.52	12.73
Three x8 and ten x1 (Half Swing)	mA	3630	6264	1497	1762	805	818	551	581	32	40		
	Watts	3.63	6.89	1.50	1.94	2.01	2.25	0.55	0.64	0.08	0.11	7.77	11.83

Table 16 PES34H16G2 Power Consumption — 2.5V I/O

Number of active Lanes per Port		Core Supply		PCIe Digital Supply		PCIe Analog Supply		PCIe Transmitter Supply		I/O Supply		Total	
		Typ 1.0V	Max 1.1V	Typ 1.0V	Max 1.1V	Typ 2.5V	Max 2.75V	Typ 1.0V	Max 1.1V	Typ 3.3V	Max 3.465V	Typ Power	Max Power
Three x8 and ten x1 (Full Swing)	mA	3630	6264	1741	2049	805	818	1060	1117	36	46		
	Watts	3.63	6.89	1.74	2.25	2.01	2.25	1.06	1.23	0.12	0.16	8.56	12.78
Three x8 and ten x1 (Half Swing)	mA	3630	6264	1497	1762	805	818	551	581	36	46		
	Watts	3.63	6.89	1.50	1.94	2.01	2.25	0.55	0.64	0.12	0.16	7.81	11.88

Table 17 PES34H16G2 Power Consumption — 3.3V I/O

Note 1: I/O supply of 3.3V is preferred.

Note 2: The above power consumption assumes that all ports are functioning at Gen2 (5.0 GT/S) speeds. Power consumption can be reduced by turning off unused ports through software or through boot EEPROM. Power savings will occur in V_{DDPEA} , V_{DDPEHA} , and V_{DDPETA} . Power savings can be estimated as directly proportional to the number of unused ports, since the power consumption of a turned-off port is close to zero. For example, if 3 ports out of 16 are turned off, then the power savings for each of the above three power rails can be calculated quite simply as 3/16 multiplied by the power consumption indicated in the above table.

Note 3: Using a port in Gen1 mode (2.5GT/S) results in approximately 18% power savings for each power rail: V_{DDPEA} , V_{DDPEHA} , and V_{DDPETA} .

Thermal Considerations

This section describes thermal considerations for the PES34H16G2 (35X35² FCBGA1156 package). The data in Table 18 below contains information that is relevant to the thermal performance of the PES34H16G2 switch.

Symbol	Parameter	Value	Units	Conditions
$T_{J(max)}$	Junction Temperature	125	°C	Maximum
$T_{A(max)}$	Ambient Temperature	70	°C	Maximum for commercial-rated products
		85	°C	Maximum for industrial-rated products
$\theta_{JA(effective)}$	Effective Thermal Resistance, Junction-to-Ambient	13.0	°C/W	Zero air flow
		6.8	°C/W	1 m/S air flow
		5.8	°C/W	2 m/S air flow
θ_{JB}	Thermal Resistance, Junction-to-Board	2.5	°C/W	
θ_{JC}	Thermal Resistance, Junction-to-Case	0.15	°C/W	
P	Power Dissipation of the Device	12.78	Watts	Maximum

Table 18 Thermal Specifications for PES34H16G2, 35x35mm FCBGA1156 Package

Note: It is important for the reliability of this device in any user environment that the junction temperature not exceed the $T_{J(max)}$ value specified in Table 18. Consequently, the effective junction to ambient thermal resistance (θ_{JA}) for the worst case scenario must be maintained below the value determined by the formula:

$$\theta_{JA} = (T_{J(max)} - T_{A(max)})/P$$

Given that the values of $T_{J(max)}$, $T_{A(max)}$, and P are known, the value of desired θ_{JA} becomes a known entity to the system designer. How to achieve the desired θ_{JA} is left up to the board or system designer, but in general, it can be achieved by adding the effects of θ_{JC} (value provided in Table 18), thermal resistance of the chosen adhesive (θ_{CS}), that of the heat sink (θ_{SA}), amount of airflow, and properties of the circuit board (number of layers and size of the board). It is strongly recommended that users perform their own thermal analysis for their own board and system design scenarios.

DC Electrical Characteristics

Values based on systems running at recommended supply voltages, as shown in Table 14.

Note: See Table 9, Pin Characteristics, for a complete I/O listing.

I/O Type	Parameter	Description	Gen1			Gen2			Unit	Condi- tions
			Min ¹	Typ ¹	Max ¹	Min ¹	Typ ¹	Max ¹		
Serial Link	PCIe Transmit									
	$V_{TX-DIFFp-p}$	Differential peak-to-peak output voltage	800		1200	800		1200	mV	
	$V_{TX-DIFFp-p-LOW}$	Low-Drive Differential Peak to Peak Output Voltage	400		1200	400		1200	mV	
	$V_{TX-DE-RATIO-3.5dB}$	De-emphasized differential output voltage	-3		-4	-3.0	-3.5	-4.0	dB	
	$V_{TX-DE-RATIO-6.0dB}$	De-emphasized differential output voltage	NA			-5.5	-6.0	-6.5	dB	
	$V_{TX-DC-CM}$	DC Common mode voltage	0		3.6	0		3.6	V	
	$V_{TX-CM-ACP}$	RMS AC peak common mode output voltage			20				mV	
	$V_{TX-CM-DC-active-idle-delta}$	Abs delta of DC common mode voltage between LO and idle			100			100	mV	
	$V_{TX-CM-DC-line-delta}$	Abs delta of DC common mode voltage between D+ and D-			25			25	mV	
	$V_{TX-Idle-DiffP}$	Electrical idle diff peak output			20			20	mV	
	$RL_{TX-DIFF}$	Transmitter Differential Return loss	10					10	dB	0.05 - 1.25GHz
									8	dB
	RL_{TX-CM}	Transmitter Common Mode Return loss	6					6	dB	
	$Z_{TX-DIFF-DC}$	DC Differential TX impedance	80	100	120			120	Ω	
	$V_{TX-CM-ACpp}$	Peak-Peak AC Common	NA					100	mV	
	$V_{TX-DC-CM}$	Transmit Driver DC Common Mode Voltage	0		3.6	0		3.6	V	
$V_{TX-RCV-DETECT}$	The amount of voltage change allowed during Receiver Detection			600			600	mV		
$I_{TX-SHORT}$	Transmitter Short Circuit Current Limit	0		90				90	mA	

Table 19 DC Electrical Characteristics (Part 1 of 2)

I/O Type	Parameter	Description	Gen1			Gen2			Unit	Conditions
			Min ¹	Typ ¹	Max ¹	Min ¹	Typ ¹	Max ¹		
Serial Link (cont.)	PCIe Receive									
	$V_{RX-DIFFp-p}$	Differential input voltage (peak-to-peak)	175		1200	120		1200	mV	
	$RL_{RX-DIFF}$	Receiver Differential Return Loss	10					10	dB	0.05 - 1.25GHz
								8		1.25 - 2.5GHz
	RL_{RX-CM}	Receiver Common Mode Return Loss	6					6	dB	
	$Z_{RX-DIFF-DC}$	Differential input impedance (DC)	80	100	120	Refer to return loss spec			Ω	
	Z_{RX--DC}	DC common mode impedance	40	50	60	40		60	Ω	
	$Z_{RX-COMM-DC}$	Powered down input common mode impedance (DC)	200k	350k				50k	Ω	
	$Z_{RX-HIGH-IMP-DC-POS}$	DC input CM input impedance for $V > 0$ during reset or power down			50k			50k	Ω	
	$Z_{RX-HIGH-IMP-DC-NEG}$	DC input CM input impedance for $V < 0$ during reset or power down			1.0k			1.0k	Ω	
$V_{RX-IDLE-DET-DIFFp-p}$	Electrical idle detect threshold	65		175	65		175	mV		
$V_{RX-CM-ACp}$	Receiver AC common-mode peak voltage			150			150	mV	$V_{RX-CM-ACp}$	
PCIe REFCLK										
	C_{IN}	Input Capacitance	1.5	—		1.5	—		pF	
Other I/Os										
LOW Drive Output	I_{OL}		—	2.5	—	—	2.5	—	mA	$V_{OL} = 0.4v$
	I_{OH}		—	-5.5	—	—	-5.5	—	mA	$V_{OH} = 1.5V$
High Drive Output	I_{OL}		—	12.0	—	—	12.0	—	mA	$V_{OL} = 0.4v$
	I_{OH}		—	-20.0	—	—	-20.0	—	mA	$V_{OH} = 1.5V$
Schmitt Trigger Input (STI)	V_{IL}		-0.3	—	0.8	-0.3	—	0.8	V	—
	V_{IH}		2.0	—	$V_{DD}/O + 0.5$	2.0	—	$V_{DD}/O + 0.5$	V	—
Input	V_{IL}		-0.3	—	0.8	-0.3	—	0.8	V	—
	V_{IH}		2.0	—	$V_{DD}/O + 0.5$	2.0	—	$V_{DD}/O + 0.5$	V	—
Capacitance	C_{IN}		—	—	8.5	—	—	8.5	pF	—
Leakage	Inputs		—	—	± 10	—	—	± 10	μA	V_{DD}/O (max)
	I/O_{LEAK} W/O Pull-ups/downs		—	—	± 10	—	—	± 10	μA	V_{DD}/O (max)
	I/O_{LEAK} WITH Pull-ups/downs		—	—	± 80	—	—	± 80	μA	V_{DD}/O (max)

Table 19 DC Electrical Characteristics (Part 2 of 2)

¹ Minimum, Typical, and Maximum values meet the requirements under PCI Specification 2.0.

Absolute Maximum Voltage Rating

Core Supply	PCIe Analog Supply	PCIe Analog High Supply	PCIe Transmitter Supply	I/O Supply
1.5V	1.5V	4.6V	1.5V	4.6V

Table 20 PES34H16G2 Absolute Maximum Voltage Rating

Warning: For proper and reliable operation in adherence with this data sheet, the device should not exceed the recommended operating voltages in Table 14. The absolute maximum operating voltages in Table 20 are offered to provide guidelines for voltage excursions outside the recommended voltage ranges. Device functionality is not guaranteed at these conditions and sustained operation at these values or any exposure to voltages outside the maximum range may adversely affect device functionality and reliability.

SMBus Characterization

Symbol	Parameter	SMBus 2.0 Char. Data ¹			Unit
		3V	3.3V	3.6V	
DC Parameter for SDA Pin					
V _{IL}	Input Low	1.16	1.26	1.35	V
V _{IH}	Input High	1.56	1.67	1.78	V
V _{OL@350uA}	Output Low	15	15	15	mV
I _{OL@0.4V}		23	24	25	mA
I _{Pullup}	Current Source	—	—	—	μA
I _{IL_Leak}	Input Low Leakage	0	0	0	μA
I _{IH_Leak}	Input High Leakage	0	0	0	μA
DC Parameter for SCL Pin					
V _{IL (V)}	Input Low	1.11	1.2	1.31	V
V _{IH (V)}	Input High	1.54	1.65	1.76	V
I _{IL_Leak}	Input Low Leakage	0	0	0	μA
I _{IH_Leak}	Input High Leakage	0	0	0	μA

Table 21 SMBus DC Characterization Data

¹. Data at room and hot temperature.

Symbol	Parameter	SMBus @3.3V $\pm 10\%$ ¹		Unit
		Min	Max	
F _{SCL}	Clock frequency	5	600	KHz
T _{BUF}	Bus free time between Stop and Start	3.5	—	μ s
T _{HD:STA}	Start condition hold time	1	—	μ s
T _{SU:STA}	Start condition setup time	1	—	μ s
T _{SU:STO}	Stop condition setup time	1	—	μ s
T _{HD:DAT}	Data hold time	1	—	ns
T _{SU:DAT}	Data setup time	1	—	ns
T _{TIMEOUT}	Detect clock low time out	—	74.7	ms
T _{LOW}	Clock low period	3.7	—	μ s
T _{HIGH}	Clock high period	3.7	—	μ s
T _F	Clock/Data fall time	—	72.2	ns
T _R	Clock/Data rise time	—	68.3	ns
T _{POR@10kHz}	Time which a device must be operational after power-on reset	20	—	ms

Table 22 SMBus AC Timing Data

¹. Data at room and hot temperature.

Package Pinout — 1156-BGA Signal Pinout for the PES34H16G2

The following table lists the pin numbers and signal names for the PES34H16G2 device. Note: Pins labeled NC are No Connect.

Pin	Function	Alt	Pin	Function	Alt	Pin	Function	Alt	Pin	Function	Alt
A1	V _{SS}		B1	V _{SS}		C1	GPIO_29	2	D1	GPIO_28	2
A2	V _{SS}		B2	V _{DD} /O		C2	GPIO_27	2	D2	GPIO_26	2
A3	GPIO_19	1	B3	GPIO_18	1	C3	GPIO_21	1	D3	V _{DD} /O	
A4	V _{DD} /O		B4	GPIO_17	1	C4	GPIO_16	1	D4	GPIO_23	2
A5	V _{SS}		B5	V _{SS}		C5	V _{SS}		D5	V _{SS}	
A6	NC		B6	NC		C6	V _{SS}		D6	NC	
A7	NC		B7	NC		C7	V _{SS}		D7	NC	
A8	V _{SS}		B8	V _{SS}		C8	V _{SS}		D8	V _{SS}	
A9	NC		B9	NC		C9	V _{SS}		D9	NC	
A10	PE09TP0		B10	PE09TN0		C10	V _{SS}		D10	PE09RN0	
A11	V _{SS}		B11	V _{SS}		C11	V _{SS}		D11	V _{SS}	
A12	NC		B12	NC		C12	V _{SS}		D12	NC	
A13	NC		B13	NC		C13	V _{SS}		D13	NC	
A14	V _{SS}		B14	V _{SS}		C14	V _{SS}		D14	V _{SS}	
A15	NC		B15	NC		C15	V _{SS}		D15	NC	
A16	PE08TP0		B16	PE08TN0		C16	V _{SS}		D16	PE08RN0	
A17	V _{SS}		B17	V _{SS}		C17	V _{SS}		D17	V _{SS}	
A18	PE03TP3		B18	PE03TN3		C18	V _{SS}		D18	PE03RN3	
A19	PE03TP2		B19	PE03TN2		C19	V _{SS}		D19	PE03RN2	
A20	V _{SS}		B20	V _{SS}		C20	V _{SS}		D20	V _{SS}	
A21	PE03TP1		B21	PE03TN1		C21	V _{SS}		D21	PE03RN1	
A22	PE03TP0		B22	PE03TN0		C22	V _{SS}		D22	PE03RN0	
A23	V _{SS}		B23	V _{SS}		C23	V _{SS}		D23	V _{SS}	
A24	PE02TP3		B24	PE02TN3		C24	V _{SS}		D24	PE02RN3	
A25	PE02TP2		B25	PE02TN2		C25	V _{SS}		D25	PE02RN2	
A26	V _{SS}		B26	V _{SS}		C26	V _{SS}		D26	V _{SS}	
A27	PE02TP1		B27	PE02TN1		C27	V _{SS}		D27	PE02RN1	
A28	PE02TP0		B28	PE02TN0		C28	V _{SS}		D28	PE02RN0	
A29	V _{SS}		B29	V _{SS}		C29	V _{SS}		D29	V _{SS}	
A30	V _{DD} /O		B30	MSMBADDR3		C30	MSMBADDR4		D30	JTAG_TMS	
A31	MSMBADDR1		B31	MSMBADDR2		C31	JTAG_TDI		D31	V _{DD} /O	
A32	MSMBSMODE		B32	PERSTN		C32	JTAG_TRST_N		D32	SSMBADDR5	
A33	V _{SS}		B33	V _{DD} /O		C33	SSMBADDR2		D33	SSMBADDR3	
A34	V _{SS}		B34	V _{SS}		C34	SSMBADDR1		D34	V _{DD} /O	

Table 23 PES34H16G2 Signal Pin-Out (Part 1 of 9)

Pin	Function	Alt	Pin	Function	Alt	Pin	Function	Alt	Pin	Function	Alt
E1	V _{DD} /I/O		F1	V _{SS}		G1	PE10TP0		H1	NC	
E2	GPIO_30	2	F2	V _{SS}		G2	PE10TN0		H2	NC	
E3	GPIO_31	2	F3	V _{SS}		G3	V _{SS}		H3	V _{SS}	
E4	GPIO_24	2	F4	V _{SS}		G4	PE10RN0		H4	NC	
E5	V _{SS}		F5	V _{SS}		G5	PE10RP0		H5	NC	
E6	NC		F6	V _{SS}		G6	V _{SS}		H6	V _{SS}	
E7	NC		F7	V _{SS}		G7	V _{SS}		H7	V _{SS}	
E8	V _{SS}		F8	V _{SS}		G8	V _{SS}		H8	GPIO_20	1
E9	NC		F9	V _{SS}		G9	V _{SS}		H9	V _{DD} /I/O	
E10	PE09RP0		F10	REFRES09		G10	V _{SS}		H10	V _{SS}	
E11	V _{SS}		F11	V _{SS}		G11	V _{SS}		H11	V _{SS}	
E12	NC		F12	V _{SS}		G12	NC		H12	V _{SS}	
E13	NC		F13	V _{SS}		G13	V _{SS}		H13	V _{DD} PEHA	
E14	V _{SS}		F14	V _{SS}		G14	V _{SS}		H14	V _{SS}	
E15	NC		F15	V _{SS}		G15	NC		H15	V _{DD} PETA	
E16	PE08RP0		F16	V _{SS}		G16	V _{SS}		H16	V _{SS}	
E17	V _{SS}		F17	REFRESPLL		G17	GCLKN0		H17	V _{SS}	
E18	PE03RP3		F18	V _{SS}		G18	GCLKP0		H18	V _{SS}	
E19	PE03RP2		F19	REFRES03		G19	NC		H19	V _{SS}	
E20	V _{SS}		F20	V _{SS}		G20	V _{SS}		H20	V _{DD} PETA	
E21	PE03RP1		F21	V _{SS}		G21	V _{SS}		H21	REFRES02	
E22	PE03RP0		F22	V _{SS}		G22	NC		H22	V _{DD} PEHA	
E23	V _{SS}		F23	V _{SS}		G23	V _{SS}		H23	V _{SS}	
E24	PE02RP3		F24	V _{SS}		G24	V _{SS}		H24	V _{SS}	
E25	PE02RP2		F25	V _{SS}		G25	V _{SS}		H25	V _{SS}	
E26	V _{SS}		F26	V _{SS}		G26	V _{SS}		H26	MSMBDAT	
E27	PE02RP1		F27	V _{SS}		G27	MSMBCLK		H27	V _{DD} /I/O	
E28	PE02RP0		F28	V _{SS}		G28	V _{SS}		H28	SSMBCLK	
E29	V _{SS}		F29	V _{SS}		G29	V _{SS}		H29	V _{SS}	
E30	V _{SS}		F30	PE01RP3		G30	PE01RP2		H30	V _{SS}	
E31	V _{SS}		F31	PE01RN3		G31	PE01RN2		H31	V _{SS}	
E32	V _{SS}		F32	V _{SS}		G32	V _{SS}		H32	V _{SS}	
E33	V _{SS}		F33	PE01TN3		G33	PE01TN2		H33	V _{SS}	
E34	V _{SS}		F34	PE01TP3		G34	PE01TP2		H34	V _{SS}	

Table 23 PES34H16G2 Signal Pin-Out (Part 2 of 9)

Pin	Function	Alt	Pin	Function	Alt	Pin	Function	Alt	Pin	Function	Alt
J1	V _{SS}		K1	NC		L1	NC		M1	V _{SS}	
J2	V _{SS}		K2	NC		L2	NC		M2	V _{SS}	
J3	V _{SS}		K3	V _{SS}		L3	V _{SS}		M3	V _{SS}	
J4	V _{SS}		K4	NC		L4	NC		M4	V _{SS}	
J5	V _{SS}		K5	NC		L5	NC		M5	V _{SS}	
J6	V _{SS}		K6	V _{SS}		L6	V _{SS}		M6	V _{SS}	
J7	V _{SS}		K7	V _{SS}		L7	V _{SS}		M7	V _{SS}	
J8	V _{SS}		K8	V _{SS}		L8	V _{SS}		M8	V _{SS}	
J9	GPIO_25	2	K9	V _{DD} I/O		L9	V _{SS}		M9	V _{SS}	
J10	V _{SS}		K10	GPIO_22	2	L10	V _{SS}		M10	V _{SS}	
J11	V _{SS}		K11	V _{SS}		L11	V _{SS}		M11	V _{SS}	
J12	V _{SS}		K12	V _{SS}		L12	V _{SS}		M12	V _{SS}	
J13	V _{SS}		K13	V _{DD} PEHA		L13	V _{DD} PEA		M13	V _{DD} PEA	
J14	V _{DD} PEA		K14	V _{SS}		L14	V _{DD} PEA		M14	V _{SS}	
J15	REFRES08		K15	V _{DD} PETA		L15	V _{DD} PEA		M15	V _{DD} PEA	
J16	V _{SS}		K16	V _{SS}		L16	V _{SS}		M16	V _{SS}	
J17	V _{DD} PEHA		K17	V _{DD} PEHA		L17	V _{DD} PEA		M17	V _{DD} PEA	
J18	V _{DD} PEHA		K18	V _{DD} PEHA		L18	V _{DD} PEA		M18	V _{DD} PEA	
J19	V _{SS}		K19	V _{SS}		L19	V _{SS}		M19	V _{SS}	
J20	V _{SS}		K20	V _{DD} PETA		L20	V _{DD} PEA		M20	V _{DD} PEA	
J21	V _{DD} PEA		K21	V _{SS}		L21	V _{DD} PEA		M21	V _{SS}	
J22	V _{SS}		K22	V _{DD} PEHA		L22	V _{DD} PEA		M22	V _{DD} PEA	
J23	V _{SS}		K23	V _{SS}		L23	V _{SS}		M23	V _{SS}	
J24	V _{SS}		K24	V _{SS}		L24	V _{SS}		M24	V _{SS}	
J25	JTAG_TDO		K25	CLKMODE1		L25	V _{SS}		M25	V _{SS}	
J26	V _{DD} I/O		K26	JTAG_TCK		L26	V _{SS}		M26	V _{SS}	
J27	SSMBDAT		K27	V _{SS}		L27	V _{SS}		M27	V _{SS}	
J28	V _{SS}		K28	V _{SS}		L28	V _{SS}		M28	REFRES01	
J29	V _{SS}		K29	V _{SS}		L29	V _{SS}		M29	V _{SS}	
J30	PE01RP1		K30	PE01RP0		L30	V _{SS}		M30	PE00RP3	
J31	PE01RN1		K31	PE01RN0		L31	V _{SS}		M31	PE00RN3	
J32	V _{SS}		K32	V _{SS}		L32	V _{SS}		M32	V _{SS}	
J33	PE01TN1		K33	PE01TN0		L33	V _{SS}		M33	PE00TN3	
J34	PE01TP1		K34	PE01TP0		L34	V _{SS}		M34	PE00TP3	

Table 23 PES34H16G2 Signal Pin-Out (Part 3 of 9)

Pin	Function	Alt	Pin	Function	Alt	Pin	Function	Alt	Pin	Function	Alt
N1	PE11TP0		P1	NC		R1	V _{SS}		T1	NC	
N2	PE11TN0		P2	NC		R2	V _{SS}		T2	NC	
N3	V _{SS}		P3	V _{SS}		R3	V _{SS}		T3	V _{SS}	
N4	PE11RN0		P4	NC		R4	V _{SS}		T4	NC	
N5	PE11RP0		P5	NC		R5	V _{SS}		T5	NC	
N6	V _{SS}		P6	V _{SS}		R6	V _{SS}		T6	NC	
N7	NC		P7	V _{SS}		R7	REFRES10		T7	V _{SS}	
N8	V _{DD} PEHA		P8	V _{SS}		R8	V _{DD} PETA		T8	V _{SS}	
N9	V _{SS}		P9	V _{DD} PEA		R9	V _{SS}		T9	REFRES11	
N10	V _{DD} PEHA		P10	V _{SS}		R10	V _{DD} PETA		T10	V _{SS}	
N11	V _{DD} PEA		P11	V _{DD} PEA		R11	V _{DD} PEA		T11	V _{SS}	
N12	V _{DD} PEA		P12	V _{SS}		R12	V _{DD} PEA		T12	V _{SS}	
N13	V _{DD} CORE		P13	V _{DD} CORE		R13	V _{DD} CORE		T13	V _{SS}	
N14	V _{DD} CORE		P14	V _{SS}		R14	V _{DD} CORE		T14	V _{SS}	
N15	V _{DD} CORE		P15	V _{DD} CORE		R15	V _{SS}		T15	V _{DD} CORE	
N16	V _{SS}		P16	V _{SS}		R16	V _{DD} CORE		T16	V _{SS}	
N17	V _{DD} CORE		P17	V _{DD} CORE		R17	V _{SS}		T17	V _{DD} CORE	
N18	V _{SS}		P18	V _{SS}		R18	V _{DD} CORE		T18	V _{SS}	
N19	V _{DD} CORE		P19	V _{DD} CORE		R19	V _{SS}		T19	V _{DD} CORE	
N20	V _{DD} CORE		P20	V _{SS}		R20	V _{DD} CORE		T20	V _{SS}	
N21	V _{DD} CORE		P21	V _{DD} CORE		R21	V _{SS}		T21	V _{DD} CORE	
N22	V _{DD} CORE		P22	V _{DD} CORE		R22	V _{DD} CORE		T22	V _{DD} CORE	
N23	V _{DD} PEA		P23	V _{SS}		R23	V _{DD} PEA		T23	V _{SS}	
N24	V _{DD} PEA		P24	V _{DD} PEA		R24	V _{DD} PEA		T24	V _{SS}	
N25	V _{DD} PEHA		P25	V _{SS}		R25	V _{DD} PETA		T25	V _{SS}	
N26	V _{SS}		P26	V _{DD} PEA		R26	V _{SS}		T26	V _{SS}	
N27	V _{DD} PEHA		P27	V _{SS}		R27	V _{DD} PETA		T27	V _{SS}	
N28	NC		P28	V _{SS}		R28	V _{SS}		T28	V _{SS}	
N29	V _{SS}		P29	V _{SS}		R29	REFRES00		T29	NC	
N30	PE00RP2		P30	V _{SS}		R30	PE00RP1		T30	PE00RP0	
N31	PE00RN2		P31	V _{SS}		R31	PE00RN1		T31	PE00RN0	
N32	V _{SS}		P32	V _{SS}		R32	V _{SS}		T32	V _{SS}	
N33	PE00TN2		P33	V _{SS}		R33	PE00TN1		T33	PE00TN0	
N34	PE00TP2		P34	V _{SS}		R34	PE00TP1		T34	PE00TP0	

Table 23 PES34H16G2 Signal Pin-Out (Part 4 of 9)

Pin	Function	Alt	Pin	Function	Alt	Pin	Function	Alt	Pin	Function	Alt
U1	NC		V1	V _{SS}		W1	PE04TP0		Y1	PE04TP1	
U2	NC		V2	V _{SS}		W2	PE04TN0		Y2	PE04TN1	
U3	V _{SS}		V3	V _{SS}		W3	V _{SS}		Y3	V _{SS}	
U4	NC		V4	V _{SS}		W4	PE04RN0		Y4	PE04RN1	
U5	NC		V5	V _{SS}		W5	PE04RP0		Y5	PE04RP1	
U6	V _{SS}		V6	V _{SS}		W6	V _{SS}		Y6	NC	
U7	NC		V7	NC		W7	V _{SS}		Y7	REFRES04	
U8	V _{SS}		V8	V _{SS}		W8	V _{SS}		Y8	V _{DD} PETA	
U9	V _{DD} PEHA		V9	V _{DD} PEHA		W9	V _{SS}		Y9	V _{SS}	
U10	V _{DD} PEHA		V10	V _{DD} PEHA		W10	V _{SS}		Y10	V _{DD} PETA	
U11	V _{DD} PEA		V11	V _{DD} PEA		W11	V _{SS}		Y11	V _{DD} PEA	
U12	V _{DD} PEA		V12	V _{DD} PEA		W12	V _{SS}		Y12	V _{DD} PEA	
U13	V _{DD} CORE		V13	V _{SS}		W13	V _{DD} CORE		Y13	V _{DD} CORE	
U14	V _{DD} CORE		V14	V _{SS}		W14	V _{DD} CORE		Y14	V _{SS}	
U15	V _{SS}		V15	V _{DD} CORE		W15	V _{SS}		Y15	V _{DD} CORE	
U16	V _{DD} CORE		V16	V _{SS}		W16	V _{DD} CORE		Y16	V _{SS}	
U17	V _{SS}		V17	V _{DD} CORE		W17	V _{SS}		Y17	V _{DD} CORE	
U18	V _{DD} CORE		V18	V _{SS}		W18	V _{DD} CORE		Y18	V _{SS}	
U19	V _{SS}		V19	V _{DD} CORE		W19	V _{SS}		Y19	V _{DD} CORE	
U20	V _{DD} CORE		V20	V _{SS}		W20	V _{DD} CORE		Y20	V _{SS}	
U21	V _{SS}		V21	V _{DD} CORE		W21	V _{SS}		Y21	V _{DD} CORE	
U22	V _{SS}		V22	V _{DD} CORE		W22	V _{SS}		Y22	V _{DD} CORE	
U23	V _{DD} PEA		V23	V _{DD} PEA		W23	V _{SS}		Y23	V _{DD} PEA	
U24	V _{DD} PEA		V24	V _{DD} PEA		W24	V _{SS}		Y24	V _{DD} PEA	
U25	V _{DD} PEHA		V25	V _{DD} PEHA		W25	V _{SS}		Y25	V _{DD} PETA	
U26	V _{DD} PEHA		V26	V _{DD} PEHA		W26	NC		Y26	V _{SS}	
U27	V _{SS}		V27	V _{SS}		W27	V _{SS}		Y27	V _{DD} PETA	
U28	NC		V28	NC		W28	V _{SS}		Y28	V _{SS}	
U29	V _{SS}		V29	V _{SS}		W29	REFRES15		Y29	NC	
U30	V _{SS}		V30	NC		W30	NC		Y30	V _{SS}	
U31	V _{SS}		V31	NC		W31	NC		Y31	V _{SS}	
U32	V _{SS}		V32	V _{SS}		W32	V _{SS}		Y32	V _{SS}	
U33	V _{SS}		V33	NC		W33	NC		Y33	V _{SS}	
U34	V _{SS}		V34	NC		W34	NC		Y34	V _{SS}	

Table 23 PES34H16G2 Signal Pin-Out (Part 5 of 9)

Pin	Function	Alt	Pin	Function	Alt	Pin	Function	Alt	Pin	Function	Alt
AA1	V _{SS}		AB1	PE04TP2		AC1	PE04TP3		AD1	V _{SS}	
AA2	V _{SS}		AB2	PE04TN2		AC2	PE04TN3		AD2	V _{SS}	
AA3	V _{SS}		AB3	V _{SS}		AC3	V _{SS}		AD3	V _{SS}	
AA4	V _{SS}		AB4	PE04RN2		AC4	PE04RN3		AD4	V _{SS}	
AA5	V _{SS}		AB5	PE04RP2		AC5	PE04RP3		AD5	V _{SS}	
AA6	V _{SS}		AB6	REFRES05		AC6	V _{SS}		AD6	V _{SS}	
AA7	V _{SS}		AB7	NC		AC7	V _{SS}		AD7	V _{SS}	
AA8	V _{SS}		AB8	V _{DD} PEHA		AC8	V _{SS}		AD8	V _{SS}	
AA9	V _{DD} PEA		AB9	V _{SS}		AC9	V _{SS}		AD9	NC	
AA10	V _{SS}		AB10	V _{DD} PEHA		AC10	V _{SS}		AD10	NC	
AA11	V _{DD} PEA		AB11	V _{DD} PEA		AC11	V _{SS}		AD11	V _{SS}	
AA12	V _{SS}		AB12	V _{DD} PEA		AC12	V _{SS}		AD12	V _{SS}	
AA13	V _{DD} CORE		AB13	V _{DD} CORE		AC13	V _{DD} PEA		AD13	V _{DD} PEA	
AA14	V _{DD} CORE		AB14	V _{DD} CORE		AC14	V _{SS}		AD14	V _{DD} PEA	
AA15	V _{SS}		AB15	V _{DD} CORE		AC15	V _{DD} PEA		AD15	V _{DD} PEA	
AA16	V _{DD} CORE		AB16	V _{DD} CORE		AC16	V _{SS}		AD16	V _{SS}	
AA17	V _{SS}		AB17	V _{SS}		AC17	V _{DD} PEA		AD17	V _{DD} PEA	
AA18	V _{DD} CORE		AB18	V _{DD} CORE		AC18	V _{DD} PEA		AD18	V _{DD} PEA	
AA19	V _{SS}		AB19	V _{SS}		AC19	V _{SS}		AD19	V _{SS}	
AA20	V _{DD} CORE		AB20	V _{DD} CORE		AC20	V _{DD} PEA		AD20	V _{DD} PEA	
AA21	V _{SS}		AB21	V _{DD} CORE		AC21	V _{SS}		AD21	V _{DD} PEA	
AA22	V _{DD} CORE		AB22	V _{DD} CORE		AC22	V _{DD} PEA		AD22	V _{DD} PEA	
AA23	V _{SS}		AB23	V _{DD} PEA		AC23	V _{SS}		AD23	V _{SS}	
AA24	V _{DD} PEA		AB24	V _{DD} PEA		AC24	V _{SS}		AD24	V _{SS}	
AA25	V _{SS}		AB25	V _{DD} PEHA		AC25	V _{SS}		AD25	V _{SS}	
AA26	V _{DD} PEA		AB26	V _{SS}		AC26	V _{SS}		AD26	V _{SS}	
AA27	V _{SS}		AB27	V _{DD} PEHA		AC27	V _{SS}		AD27	V _{SS}	
AA28	V _{SS}		AB28	V _{SS}		AC28	V _{SS}		AD28	V _{SS}	
AA29	REFRES14		AB29	V _{SS}		AC29	V _{SS}		AD29	V _{SS}	
AA30	NC		AB30	PE15RP0		AC30	V _{SS}		AD30	NC	
AA31	NC		AB31	PE15RN0		AC31	V _{SS}		AD31	NC	
AA32	V _{SS}		AB32	V _{SS}		AC32	V _{SS}		AD32	V _{SS}	
AA33	NC		AB33	PE15TN0		AC33	V _{SS}		AD33	NC	
AA34	NC		AB34	PE15TP0		AC34	V _{SS}		AD34	NC	

Table 23 PES34H16G2 Signal Pin-Out (Part 6 of 9)

Pin	Function	Alt	Pin	Function	Alt	Pin	Function	Alt	Pin	Function	Alt
AE1	PE05TP0		AF1	PE05TP1		AG1	V _{SS}		AH1	PE05TP2	
AE2	PE05TN0		AF2	PE05TN1		AG2	V _{SS}		AH2	PE05TN2	
AE3	V _{SS}		AF3	V _{SS}		AG3	V _{SS}		AH3	V _{SS}	
AE4	PE05RN0		AF4	PE05RN1		AG4	V _{SS}		AH4	PE05RN2	
AE5	PE05RP0		AF5	PE05RP1		AG5	V _{SS}		AH5	PE05RP2	
AE6	V _{SS}		AF6	V _{SS}		AG6	V _{SS}		AH6	V _{SS}	
AE7	V _{SS}		AF7	V _{SS}		AG7	CLKMODE0		AH7	V _{SS}	
AE8	V _{SS}		AF8	V _{SS}		AG8	V _{DD} I/O		AH8	GCLKFSEL	
AE9	V _{DD} I/O		AF9	V _{DD} I/O		AG9	V _{SS}		AH9	V _{SS}	
AE10	V _{SS}		AF10	V _{DD} I/O		AG10	V _{SS}		AH10	V _{SS}	
AE11	V _{SS}		AF11	V _{SS}		AG11	V _{SS}		AH11	V _{SS}	
AE12	V _{SS}		AF12	V _{SS}		AG12	V _{SS}		AH12	V _{SS}	
AE13	V _{DD} PEHA		AF13	V _{SS}		AG13	V _{DD} PEHA		AH13	V _{SS}	
AE14	V _{SS}		AF14	V _{DD} PEA		AG14	V _{SS}		AH14	REFRES06	
AE15	V _{DD} PETA		AF15	V _{SS}		AG15	V _{DD} PETA		AH15	V _{SS}	
AE16	V _{SS}		AF16	V _{SS}		AG16	V _{SS}		AH16	NC	
AE17	V _{DD} PEHA		AF17	V _{DD} PEHA		AG17	V _{SS}		AH17	GCLKP1	
AE18	V _{DD} PEHA		AF18	V _{DD} PEHA		AG18	V _{SS}		AH18	GCLKN1	
AE19	V _{SS}		AF19	V _{SS}		AG19	V _{SS}		AH19	V _{SS}	
AE20	V _{DD} PETA		AF20	V _{SS}		AG20	V _{DD} PETA		AH20	REFRES12	
AE21	V _{SS}		AF21	V _{DD} PEA		AG21	NC		AH21	V _{SS}	
AE22	V _{DD} PEHA		AF22	V _{SS}		AG22	V _{DD} PEHA		AH22	NC	
AE23	V _{SS}		AF23	V _{SS}		AG23	V _{SS}		AH23	REFRES13	
AE24	V _{SS}		AF24	V _{SS}		AG24	V _{SS}		AH24	V _{SS}	
AE25	GPIO_06		AF25	V _{SS}		AG25	V _{SS}		AH25	V _{SS}	
AE26	V _{DD} I/O		AF26	GPIO_09	1	AG26	V _{DD} I/O		AH26	V _{SS}	
AE27	V _{SS}		AF27	V _{SS}		AG27	GPIO_04	1	AH27	V _{SS}	
AE28	V _{SS}		AF28	V _{SS}		AG28	V _{SS}		AH28	V _{SS}	
AE29	V _{SS}		AF29	V _{SS}		AG29	V _{SS}		AH29	V _{SS}	
AE30	NC		AF30	V _{SS}		AG30	NC		AH30	PE14RP0	
AE31	NC		AF31	V _{SS}		AG31	NC		AH31	PE14RN0	
AE32	V _{SS}		AF32	V _{SS}		AG32	V _{SS}		AH32	V _{SS}	
AE33	NC		AF33	V _{SS}		AG33	NC		AH33	PE14TN0	
AE34	NC		AF34	V _{SS}		AG34	NC		AH34	PE14TP0	

Table 23 PES34H16G2 Signal Pin-Out (Part 7 of 9)

Pin	Function	Alt	Pin	Function	Alt	Pin	Function	Alt	Pin	Function	Alt
AJ1	PE05TP3		AK1	V _{SS}		AL1	V _{DD} I/O		AM1	P23MERGEN	
AJ2	PE05TN3		AK2	V _{SS}		AL2	P01MERGEN		AM2	V _{DD} I/O	
AJ3	V _{SS}		AK3	V _{SS}		AL3	P45MERGEN		AM3	V _{DD} I/O	
AJ4	PE05RN3		AK4	V _{SS}		AL4	V _{DD} I/O		AM4	V _{DD} I/O	
AJ5	PE05RP3		AK5	V _{SS}		AL5	V _{DD} I/O		AM5	SWMODE3	
AJ6	V _{SS}		AK6	V _{SS}		AL6	V _{SS}		AM6	V _{SS}	
AJ7	V _{SS}		AK7	PE06RP0		AL7	PE06RN0		AM7	V _{SS}	
AJ8	V _{SS}		AK8	NC		AL8	NC		AM8	V _{SS}	
AJ9	V _{SS}		AK9	V _{SS}		AL9	V _{SS}		AM9	V _{SS}	
AJ10	V _{SS}		AK10	NC		AL10	NC		AM10	V _{SS}	
AJ11	V _{SS}		AK11	NC		AL11	NC		AM11	V _{SS}	
AJ12	V _{SS}		AK12	V _{SS}		AL12	V _{SS}		AM12	V _{SS}	
AJ13	V _{SS}		AK13	PE07RP0		AL13	PE07RN0		AM13	V _{SS}	
AJ14	NC		AK14	NC		AL14	NC		AM14	V _{SS}	
AJ15	V _{SS}		AK15	V _{SS}		AL15	V _{SS}		AM15	V _{SS}	
AJ16	REFRES07		AK16	NC		AL16	NC		AM16	V _{SS}	
AJ17	V _{SS}		AK17	NC		AL17	NC		AM17	V _{SS}	
AJ18	V _{SS}		AK18	V _{SS}		AL18	V _{SS}		AM18	V _{SS}	
AJ19	V _{SS}		AK19	PE12RP0		AL19	PE12RN0		AM19	V _{SS}	
AJ20	V _{SS}		AK20	NC		AL20	NC		AM20	V _{SS}	
AJ21	V _{SS}		AK21	V _{SS}		AL21	V _{SS}		AM21	V _{SS}	
AJ22	V _{SS}		AK22	NC		AL22	NC		AM22	V _{SS}	
AJ23	V _{SS}		AK23	NC		AL23	NC		AM23	V _{SS}	
AJ24	V _{SS}		AK24	V _{SS}		AL24	V _{SS}		AM24	V _{SS}	
AJ25	V _{SS}		AK25	PE13RP0		AL25	PE13RN0		AM25	V _{SS}	
AJ26	V _{SS}		AK26	NC		AL26	NC		AM26	V _{SS}	
AJ27	V _{SS}		AK27	V _{SS}		AL27	V _{SS}		AM27	V _{SS}	
AJ28	V _{SS}		AK28	NC		AL28	NC		AM28	V _{SS}	
AJ29	V _{SS}		AK29	NC		AL29	NC		AM29	V _{SS}	
AJ30	V _{SS}		AK30	V _{SS}		AL30	V _{SS}		AM30	V _{SS}	
AJ31	V _{SS}		AK31	GPIO_08	1	AL31	GPIO_07		AM31	GPIO_00	1
AJ32	V _{SS}		AK32	GPIO_15	1	AL32	V _{DD} I/O		AM32	GPIO_05	2
AJ33	V _{SS}		AK33	GPIO_14	1	AL33	GPIO_10	1	AM33	GPIO_11	1
AJ34	V _{SS}		AK34	V _{DD} I/O		AL34	GPIO_12	1	AM34	GPIO_13	1

Table 23 PES34H16G2 Signal Pin-Out (Part 8 of 9)

Pin	Function	Alt	Pin	Function	Alt	Pin	Function	Alt	Pin	Function	Alt
AN1	V _{SS}		AN18	V _{SS}		AP1	V _{SS}		AP18	V _{SS}	
AN2	V _{DD} /I/O		AN19	PE12TN0		AP2	V _{SS}		AP19	PE12TP0	
AN3	V _{DD} /I/O		AN20	NC		AP3	RSTHALT		AP20	NC	
AN4	SWMODE0		AN21	V _{SS}		AP4	SWMODE1		AP21	V _{SS}	
AN5	SWMODE2		AN22	NC		AP5	V _{DD} /I/O		AP22	NC	
AN6	V _{SS}		AN23	NC		AP6	V _{SS}		AP23	NC	
AN7	PE06TN0		AN24	V _{SS}		AP7	PE06TP0		AP24	V _{SS}	
AN8	NC		AN25	PE13TN0		AP8	NC		AP25	PE13TP0	
AN9	V _{SS}		AN26	NC		AP9	V _{SS}		AP26	NC	
AN10	NC		AN27	V _{SS}		AP10	NC		AP27	V _{SS}	
AN11	NC		AN28	NC		AP11	NC		AP28	NC	
AN12	V _{SS}		AN29	NC		AP12	V _{SS}		AP29	NC	
AN13	PE07TN0		AN30	V _{SS}		AP13	PE07TP0		AP30	V _{SS}	
AN14	NC		AN31	GPIO_01	1	AP14	NC		AP31	V _{DD} /I/O	
AN15	V _{SS}		AN32	GPIO_02	1	AP15	V _{SS}		AP32	GPIO_03	1
AN16	NC		AN33	V _{DD} /I/O		AP16	NC		AP33	V _{SS}	
AN17	NC		AN34	V _{SS}		AP17	NC		AP34	V _{SS}	

Table 23 PES34H16G2 Signal Pin-Out (Part 9 of 9)

Alternate Signal Functions

Pin	GPIO	1st Alternate	2nd Alternate	Pin	GPIO	1st Alternate	2nd Alternate
AM31	GPIO_00	PART0PERSTN	—	B4	GPIO_17	HP0RSTN	—
AN31	GPIO_01	PART1PERSTN	—	B3	GPIO_18	HP1APN	—
AN32	GPIO_02	PART2PERSTN	—	A3	GPIO_19	HP1PDN	—
AP32	GPIO_03	PART3PERSTN	—	H8	GPIO_20	HP1PFN	—
AG27	GPIO_04	—	POLINKUPN	C3	GPIO_21	HP1PWRGDN	—
AM32	GPIO_05	GPEN	P0ACTIVEN	K10	GPIO_22	HP1MRLN	P1LINKUPN
AK31	GPIO_08	IOEXPINTN	—	D4	GPIO_23	HP1AIN	P1ACTIVEN
AF26	GPIO_09	HP0APN	—	E4	GPIO_24	HP1PIN	P2LINKUPN
AL33	GPIO_10	HP0PDN	—	J9	GPIO_25	HP1PEP	P2ACTIVEN
AM33	GPIO_11	HP0PFN	—	D2	GPIO_26	HP1RSTN	P3LINKUPN
AL34	GPIO_12	HP0PWRGDN	—	C2	GPIO_27	HP2APN	P3ACTIVEN
AM34	GPIO_13	HP0MRLN	—	D1	GPIO_28	HP2PDN	P4LINKUPN
AK33	GPIO_14	HP0AIN	—	C1	GPIO_29	HP2PFN	P4ACTIVEN
AK32	GPIO_15	HP0PIN	—	E2	GPIO_30	HP2PWRGDN	P5LINKUPN
C4	GPIO_16	HP0PEP	—	E3	GPIO_31	HP2MRLN	P5ACTIVEN

Table 24 PES34H16G2 Alternate Signal Functions

Power Pins

V _{DD} Core	V _{DD} Core	V _{DD} I/O	V _{DD} PEA	V _{DD} PEA	V _{DD} PEHA	V _{DD} PETA
N13	V15	A4	J14	V11	H13	H15
N14	V17	A30	J21	V12	H22	H20
N15	V19	B2	L13	V23	J17	K15
N17	V21	B33	L14	V24	J18	K20
N19	V22	D3	L15	Y11	K13	R8
N20	W13	D31	L17	Y12	K17	R10
N21	W14	D34	L18	Y23	K18	R25
N22	W16	E1	L20	Y24	K22	R27
P13	W18	H9	L21	AA9	N8	Y8
P15	W20	H27	L22	AA11	N10	Y10
P17	Y13	J26	M13	AA24	N25	Y25
P19	Y15	K9	M15	AA26	N27	Y27
P21	Y17	AE9	M17	AB11	U9	AE15
P22	Y19	AE26	M18	AB12	U10	AE20
R13	Y21	AF9	M20	AB23	U25	AG15
R14	Y22	AF10	M22	AB24	U26	AG20
R16	AA13	AG8	N11	AC13	V9	
R18	AA14	AG26	N12	AC15	V10	
R20	AA16	AK34	N23	AC17	V25	
R22	AA18	AL1	N24	AC18	V26	
T15	AA20	AL4	P9	AC20	AB8	
T17	AA22	AL5	P11	AC22	AB10	
T19	AB13	AL32	P24	AD13	AB25	
T21	AB14	AM2	P26	AD14	AB27	
T22	AB15	AM3	R11	AD15	AE13	
U13	AB16	AM4	R12	AD17	AE17	
U14	AB18	AN2	R23	AD18	AE18	
U16	AB20	AN3	R24	AD20	AE22	
U18	AB21	AN33	U11	AD21	AF17	
U20	AB22	AP5	U12	AD22	AF18	
		AP31	U23	AF14	AG13	
			U24	AF21	AG22	

Table 25 PES34H16G2 Power Pins

Ground Pins

V _{SS}	V _{SS}	V _{SS}	V _{SS}	V _{SS}	V _{SS}	V _{SS}	V _{SS}
A1	C16	E33	G11	J3	L3	M16	P32
A2	C17	E34	G13	J4	L6	M19	P33
A5	C18	F1	G14	J5	L7	M21	P34
A8	C19	F2	G16	J6	L8	M23	R1
A11	C20	F3	G20	J7	L9	M24	R2
A14	C21	F4	G21	J8	L10	M25	R3
A17	C22	F5	G23	J10	L11	M26	R4
A20	C23	F6	G24	J11	L12	M27	R5
A23	C24	F7	G25	J12	L16	M29	R6
A26	C25	F8	G26	J13	L19	M32	R9
A29	C26	F9	G28	J16	L23	N3	R15
A33	C27	F11	G29	J19	L24	N6	R17
A34	C28	F12	G32	J20	L25	N9	R19
B1	C29	F13	H3	J22	L26	N16	R21
B5	D5	F14	H6	J23	L27	N18	R26
B8	D8	F15	H7	J24	L28	N26	R28
B11	D11	F16	H10	J28	L29	N29	R32
B14	D14	F18	H11	J29	L30	N32	T3
B17	D17	F20	H12	J32	L31	P3	T7
B20	D20	F21	H14	K3	L32	P6	T8
B23	D23	F22	H16	K6	L33	P7	T10
B26	D26	F23	H17	K7	L34	P8	T11
B29	D29	F24	H18	K8	M1	P10	T12
B34	E5	F25	H19	K11	M2	P12	T13
C5	E8	F26	H23	K12	M3	P14	T14
C6	E11	F27	H24	K14	M4	P16	T16
C7	E14	F28	H25	K16	M5	P18	T18
C8	E17	F29	H29	K19	M6	P20	T20
C9	E20	F32	H30	K21	M7	P23	T23
C10	E23	G3	H31	K23	M8	P25	T24
C11	E26	G6	H32	K24	M9	P27	T25
C12	E29	G7	H33	K27	M10	P28	T26
C13	E30	G8	H34	K28	M11	P29	T27
C14	E31	G9	J1	K29	M12	P30	T28
C15	E32	G10	J2	K32	M14	P31	T32

Table 26 PES34H16G2 Ground Pins (Part 1 of 3)

V _{SS}	V _{SS}	V _{SS}	V _{SS}	V _{SS}	V _{SS}	V _{SS}	V _{SS}
U3	W12	AA19	AC33	AE29	AG17	AJ17	AL21
U6	W15	AA21	AC34	AE32	AG18	AJ18	AL24
U8	W17	AA23	AD1	AF3	AG19	AJ19	AL27
U15	W19	AA25	AD2	AF6	AG23	AJ20	AL30
U17	W21	AA27	AD3	AF7	AG24	AJ21	AM6
U19	W22	AA28	AD4	AF8	AG25	AJ22	AM7
U21	W23	AA32	AD5	AF11	AG28	AJ23	AM8
U22	W24	AB3	AD6	AF12	AG29	AJ24	AM9
U27	W25	AB9	AD7	AF13	AG32	AJ25	AM10
U29	W27	AB17	AD8	AF15	AH3	AJ26	AM11
U30	W28	AB19	AD11	AF16	AH6	AJ27	AM12
U31	W32	AB26	AD12	AF19	AH7	AJ28	AM13
U32	Y3	AB28	AD16	AF20	AH9	AJ29	AM14
U33	Y9	AB29	AD19	AF22	AH10	AJ30	AM15
U34	Y14	AB32	AD23	AF23	AH11	AJ31	AM16
V1	Y16	AC3	AD24	AF24	AH12	AJ32	AM17
V2	Y18	AC6	AD25	AF25	AH13	AJ33	AM18
V3	Y20	AC7	AD26	AF27	AH15	AJ34	AM19
V4	Y26	AC8	AD27	AF28	AH19	AK1	AM20
V5	Y28	AC9	AD28	AF29	AH21	AK2	AM21
V6	Y30	AC10	AD29	AF30	AH24	AK3	AM22
V8	Y31	AC11	AD32	AF31	AH25	AK4	AM23
V13	Y32	AC12	AE3	AF32	AH26	AK5	AM24
V14	Y33	AC14	AE6	AF33	AH27	AK6	AM25
V16	Y34	AC16	AE7	AF34	AH28	AK9	AM26
V18	AA1	AC19	AE8	AG1	AH29	AK12	AM27
V20	AA2	AC21	AE10	AG2	AH32	AK15	AM28
V27	AA3	AC23	AE11	AG3	AJ3	AK18	AM29
V29	AA4	AC24	AE12	AG4	AJ6	AK21	AM30
V32	AA5	AC25	AE14	AG5	AJ7	AK24	AN1
W3	AA6	AC26	AE16	AG6	AJ8	AK27	AN6
W6	AA7	AC27	AE19	AG9	AJ9	AK30	AN9
W7	AA8	AC28	AE21	AG10	AJ10	AL6	AN12
W8	AA10	AC29	AE23	AG11	AJ11	AL9	AN15
W9	AA12	AC30	AE24	AG12	AJ12	AL12	AN18
W10	AA15	AC31	AE27	AG14	AJ13	AL15	AN21
W11	AA17	AC32	AE28	AG16	AJ15	AL18	AN24

Table 26 PES34H16G2 Ground Pins (Part 2 of 3)

V _{SS}	V _{SS}	V _{SS}	V _{SS}	V _{SS}	V _{SS}	V _{SS}	V _{SS}
AN27	AN34	AP2	AP9	AP15	AP21	AP27	AP33
AN30	AP1	AP6	AP12	AP18	AP24	AP30	AP34

Table 26 PES34H16G2 Ground Pins (Part 3 of 3)

No Connection Pins

NC	NC	NC	NC	NC	NC
A6	G12	T4	AA31	AK11	AN11
A7	G15	T5	AA33	AK14	AN14
A9	G19	T6	AA34	AK16	AN16
A12	G22	T29	AB7	AK17	AN17
A13	H1	U1	AD9	AK20	AN20
A15	H2	U2	AD10	AK22	AN22
B6	H4	U4	AD30	AK23	AN23
B7	H5	U5	AD31	AK26	AN26
B9	K1	U7	AD33	AK28	AN28
B12	K2	U28	AD34	AK29	AN29
B13	K4	V7	AE30	AL8	AP8
B15	K5	V28	AE31	AL10	AP10
D6	L1	V30	AE33	AL11	AP11
D7	L2	V31	AE34	AL14	AP14
D9	L4	V33	AG21	AL16	AP16
D12	L5	V34	AG30	AL17	AP17
D13	N7	W26	AG31	AL20	AP20
D15	N28	W30	AG33	AL22	AP22
E6	P1	W31	AG34	AL23	AP23
E7	P2	W33	AH16	AL26	AP26
E9	P4	W34	AH22	AL28	AP28
E12	P5	Y6	AJ14	AL29	AP29
E13	T1	Y29	AK8	AN8	
E15	T2	AA30	AK10	AN10	

Table 27 PES34H16G2 No Connection Pins

Signals Listed Alphabetically

Signal Name	I/O Type	Location	Signal Category
CLKMODE0	I	AG7	System
CLKMODE1	I	K25	
GCLKFSEL	I	AH8	
GCLKN0	I	G17	
GCLKN1	I	AH18	
GCLKP0	I	G18	
GCLKP1	I	AH17	
GPIO_00	I/O	AM31	General Purpose I/O
GPIO_01	I/O	AN31	
GPIO_02	I/O	AN32	
GPIO_03	I/O	AP32	
GPIO_04	I/O	AG27	
GPIO_05	I/O	AM32	
GPIO_06	I/O	AE25	
GPIO_07	I/O	AL31	
GPIO_08	I/O	AK31	
GPIO_09	I/O	AF26	
GPIO_10	I/O	AL33	
GPIO_11	I/O	AM33	
GPIO_12	I/O	AL34	
GPIO_13	I/O	AM34	
GPIO_14	I/O	AK33	
GPIO_15	I/O	AK32	
GPIO_16	I/O	C4	
GPIO_17	I/O	B4	
GPIO_18	I/O	B3	
GPIO_19	I/O	A3	
GPIO_20	I/O	H8	
GPIO_21	I/O	C3	
GPIO_22	I/O	K10	
GPIO_23	I/O	D4	
GPIO_24	I/O	E4	
GPIO_25	I/O	J9	
GPIO_26	I/O	D2	

Table 28 PES34H16G2 Alphabetical Signal List (Part 1 of 7)

Signal Name	I/O Type	Location	Signal Category
GPIO_27	I/O	C2	General Purpose I/O (Cont.)
GPIO_28	I/O	D1	
GPIO_29	I/O	C1	
GPIO_30	I/O	E2	
GPIO_31	I/O	E3	
JTAG_TCK	I	K26	Test
JTAG_TDI	I	C31	
JTAG_TDO	O	J25	
JTAG_TMS	I	D30	
JTAG_TRST_N	I	C32	
MSMBADDR1	I	A31	SMBus Interface
MSMBADDR2	I	B31	
MSMBADDR3	I	B30	
MSMBADDR4	I	C30	
MSMBCLK	I/O	G27	
MSMBDAT	I/O	H26	
MSMBSMODE	I	A32	System
NO CONNECTION	See Table 27 for a listing of No Connect pins.		
P01MERGEN	I	AL2	System
P23MERGEN	I	AM1	
P45MERGEN	I	AL3	
PE00RN0	I	T31	PCI Express
PE00RN1	I	R31	
PE00RN2	I	N31	
PE00RN3	I	M31	
PE00RP0	I	T30	
PE00RP1	I	R30	
PE00RP2	I	N30	
PE00RP3	I	M30	
PE00TN0	O	T33	
PE00TN1	O	R33	
PE00TN2	O	N33	
PE00TN3	O	M33	
PE00TP0	O	T34	
PE00TP1	O	R34	
PE00TP2	O	N34	

Table 28 PES34H16G2 Alphabetical Signal List (Part 2 of 7)

Signal Name	I/O Type	Location	Signal Category
PE00TP3	O	M34	PCI Express (cont.)
PE01RN0	I	K31	
PE01RN1	I	J31	
PE01RN2	I	G31	
PE01RN3	I	F31	
PE01RP0	I	K30	
PE01RP1	I	J30	
PE01RP2	I	G30	
PE01RP3	I	F30	
PE01TN0	O	K33	
PE01TN1	O	J33	
PE01TN2	O	G33	
PE01TN3	O	F33	
PE01TP0	O	K34	
PE01TP1	O	J34	
PE01TP2	O	G34	
PE01TP3	O	F34	
PE02RN0	I	D28	
PE02RN1	I	D27	
PE02RN2	I	D25	
PE02RN3	I	D24	
PE02RP0	I	E28	
PE02RP1	I	E27	
PE02RP2	I	E25	
PE02RP3	I	E24	
PE02TN0	O	B28	
PE02TN1	O	B27	
PE02TN2	O	B25	
PE02TN3	O	B24	
PE02TP0	O	A28	
PE02TP1	O	A27	
PE02TP2	O	A25	
PE02TP3	O	A24	
PE03RN0	I	D22	
PE03RN1	I	D21	
PE03RN2	I	D19	

Table 28 PES34H16G2 Alphabetical Signal List (Part 3 of 7)

Signal Name	I/O Type	Location	Signal Category
PE03RN3	I	D18	PCI Express (cont.)
PE03RP0	I	E22	
PE03RP1	I	E21	
PE03RP2	I	E19	
PE03RP3	I	E18	
PE03TN0	O	B22	
PE03TN1	O	B21	
PE03TN2	O	B19	
PE03TN3	O	B18	
PE03TP0	O	A22	
PE03TP1	O	A21	
PE03TP2	O	A19	
PE03TP3	O	A18	
PE04RN0	I	W4	
PE04RN1	I	Y4	
PE04RN2	I	AB4	
PE04RN3	I	AC4	
PE04RP0	I	W5	
PE04RP1	I	Y5	
PE04RP2	I	AB5	
PE04RP3	I	AC5	
PE04TN0	O	W2	
PE04TN1	O	Y2	
PE04TN2	O	AB2	
PE04TN3	O	AC2	
PE04TP0	O	W1	
PE04TP1	O	Y1	
PE04TP2	O	AB1	
PE04TP3	O	AC1	
PE05RN0	I	AE4	
PE05RN1	I	AF4	
PE05RN2	I	AH4	
PE05RN3	I	AJ4	
PE05RP0	I	AE5	
PE05RP1	I	AF5	
PE05RP2	I	AH5	

Table 28 PES34H16G2 Alphabetical Signal List (Part 4 of 7)

Signal Name	I/O Type	Location	Signal Category
PE05RP3	I	AJ5	PCI Express (cont.)
PE05TN0	O	AE2	
PE05TN1	O	AF2	
PE05TN2	O	AH2	
PE05TN3	O	AJ2	
PE05TP0	O	AE1	
PE05TP1	O	AF1	
PE05TP2	O	AH1	
PE05TP3	O	AJ1	
PE06RN0	I	AL7	
PE06RP0	I	AK7	
PE06TN0	O	AN7	
PE06TP0	O	AP7	
PE07RN0	I	AL13	
PE07RP0	I	AK13	
PE07TN0	O	AN13	
PE07TP0	O	AP13	
PE08RN0	I	D16	
PE08RP0	I	E16	
PE08TN0	O	B16	
PE08TP0	O	A16	
PE09RN0	I	D10	
PE09RP0	I	E10	
PE09TN0	O	B10	
PE09TP0	O	A10	
PE10RN0	I	G4	
PE10RP0	I	G5	
PE10TN0	O	G2	
PE10TP0	O	G1	
PE11RN0	I	N4	
PE11RP0	I	N5	
PE11TN0	O	N2	
PE11TP0	O	N1	
PE12RN0	I	AL19	
PE12RP0	I	AK19	
PE12TN0	O	AN19	

Table 28 PES34H16G2 Alphabetical Signal List (Part 5 of 7)

Signal Name	I/O Type	Location	Signal Category	
PE12TP0	O	AP19	PCI Express (cont.)	
PE13RN0	I	AL25		
PE13RP0	I	AK25		
PE13TN0	O	AN25		
PE13TP0	O	AP25		
PE14RN0	I	AH31		
PE14RP0	I	AH30		
PE14TN0	O	AH33		
PE14TP0	O	AH34		
PE15RN0	I	AB31		
PE15RP0	I	AB30		
PE15TN0	O	AB33		
PE15TP0	O	AB34		
PERSTN	I	B32		System
REFRES00	I/O	R29		SerDes Reference Resistors
REFRES01	I/O	M28		
REFRES02	I/O	H21		
REFRES03	I/O	F19		
REFRES04	I/O	Y7		
REFRES05	I/O	AB6		
REFRES06	I/O	AH14		
REFRES07	I/O	AJ16		
REFRES08	I/O	J15		
REFRES09	I/O	F10		
REFRES10	I/O	R7		
REFRES11	I/O	T9		
REFRES12	I/O	AH20		
REFRES13	I/O	AH23		
REFRES14	I/O	AA29		
REFRES15	I/O	W29		
REFRESPLL	I/O	F17	System	
RSTHALT	I	AP3		


Table 28 PES34H16G2 Alphabetical Signal List (Part 6 of 7)

Signal Name	I/O Type	Location	Signal Category
SSMBADDR1	I	C34	SMBus Interface
SSMBADDR2	I	C33	
SSMBADDR3	I	D33	
SSMBADDR5	I	D32	
SSMBCLK	I/O	H28	
SSMBDAT	I/O	J27	
SWMODE0	I	AN4	System
SWMODE1	I	AP4	
SWMODE2	I	AN5	
SWMODE3	I	AM5	
V _{DD} CORE, V _{DD} I/O, V _{DD} PEA, V _{DD} PEHA, V _{DD} PETA	See Table 25 for a listing of power pins.		
V _{SS}	See Table 26 for a listing of ground pins.		

Table 28 PES34H16G2 Alphabetical Signal List (Part 7 of 7)

PES34H16G2 Package Drawing — 1156-Pin BL1156/BR1156





REVISIONS		
REV	DESCRIPTION	DATE
00	INITIAL RELEASE	05/31/06
		TV

NOTES:

- 1 ALL DIMENSIONING AND TOLERANCING CONFORM TO ANSI Y14.5M-1992
- 2 "S" REPRESENTS THE BASIC SOLDER BALL GRID PITCH
- 3 "M" REPRESENTS THE MAXIMUM SOLDER BALL MATRIX SIZE
- 4 "N" REPRESENTS THE BALLCOUNT NUMBER
- △ DIMENSION "L" IS MEASURED AT THE MAXIMUM SOLDER BALL DIAMETER, PARALLEL TO PRIMARY DATUM [C-C]
- △ SEATING PLANE AND PRIMARY DATUM [C-C] ARE DEFINED BY THE SPHERICAL CROUNTS OF THE SOLDER BALLS
- △ "A1" ID CORNER MUST BE IDENTIFIED BY CHAMFER, INK MARK, METALLIZED MARKING, INDENTATION OR OTHER FEATURE ON PACKAGE BODY
- △ EXACT SHAPE OF EACH CORNER IS OPTIONAL
- 9 ALL DIMENSIONS ARE IN MILLIMETERS

1156 BALLS

Symbol	JEDEC VARIATION		
	MIN	NOM	MAX
A	—	—	3.42
A1	.30	—	—
A2	2.16	—	2.82
D	35.00 BSC		
E	35.00 BSC		
M	34		
N	1156		
e	1.00 BSC		
b	.50	.60	.70
CENTER BALL MATRIX	N/A		

IDT™
 6024 Silver Creek Valley Rd
 San Jose, CA 95138
 PHONE: (408) 284-8200
 FAX: (408) 284-3572
 WWW.IDT.COM

TOLERANCES UNLESS SPECIFIED
 DECIMAL ANGULAR
 XX± .1 ±1°
 XXX± .050
 APPROVALS DATE 05/31/06
 CHECKED

TITLE BL/BR PACKAGE OUTLINE
 SIZE 35.0 x 35.0 mm BODY
 1.00 mm PITCH FCBGA
 DRAWING No. PSC-4190
 REV 00
 C
 DO NOT SCALE DRAWING SHEET 2 OF 2


Revision History

January 21, 2010: Publication of Final data sheet.

March 30, 2011: In Table 14, added $V_{DD}PETA$ to footnote #1.

November 28, 2011: Added new Tables 21 and 22, SMBus Characterization and Timing.

Ordering Information



Legend
 A = Alpha Character
 N = Numeric Character

Valid Combinations

- 89H34H16G2ZBBL 1156-ball FCBGA package, Commercial Temperature
- 89H34H16G2ZBBLG 1156-ball Green FCBGA package, Commercial Temperature
- 89H34H16G2ZBBLI 1156-ball FCBGA package, Industrial Temperature
- 89H34H16G2ZBBLGI 1156-ball Green FCBGA package, Industrial Temperature
- 89H34H16G2ZCBL 1156-ball FCBGA package, Commercial Temperature
- 89H34H16G2ZCBLG 1156-ball Green FCBGA package, Commercial Temperature
- 89H34H16G2ZCBLI 1156-ball FCBGA package, Industrial Temperature
- 89H34H16G2ZCBLGI 1156-ball Green FCBGA package, Industrial Temperature



CORPORATE HEADQUARTERS
 6024 Silver Creek Valley Road
 San Jose, CA 95138

for SALES:
 800-345-7015 or 408-284-8200
 fax: 408-284-2775
www.idt.com

for Tech Support:
 email: ssdhelp@idt.com
 phone: 408-284-8208